VB1C Memory Mapped Video Board

Instruction Manual

VB1C TM 64 CHARACTER VIDEO INTERFACE S-100 Bus

INSTRUCTION MANUAL

SSM MICROCOMPUTER PRODUCTS, INC. 2190 Paragon Drive San Jose, California 95131

Telephone: (408) 946-7400 TWX: 910-338-2077 Telex: 171171 DDD: (408) 946-3644 (110 Baud)

TM VBIC is a trademark of SSM Microcomputer Products, Inc.

Written by Malcolm T. Wright Edited by Dan Fischler Illustrated by Judith Sisko

© 1980 SSM MICROCOMPUTER PRODUCTS, INC. All Rights Reserved

Part No. MN0021 January 1982

- 1.0 INTRODUCTION
- 2.0 ASSEMBLY INSTRUCTIONS

 - 2.1 Unpacking2.2 Resistor Installation
 - 2.3 Diode Installation
 - 2.4 Socket Installation
 - 2.5 Capacitor Installation
 - 2.6 Transistor Installation

 - 2.7 Crystal Installation 2.8 Regulator Installation
 - 2.9 Connector, Header and Switch Installation
- 3.0 FUNCTIONAL CHECK/IC INSTALLATION
 - 3.1 Short Test
 - 3.2 Voltage Check
 - 3.3 Power Resistor Installation
 3.4 Visual Inspection
 3.5 IC Installation
- 4.0 SEITING UP YOUR VELC
 - 4.1 Addressing
 - 4.2 64 or 32 Characters per Line Selection
 - 4.3 Graphics or Inverse Video Selection4.4 Graphics Patterns

 - 4.5 Blanking/MSB Control
- 5.0 THEORY OF OPERATION
 - 5.1 General Information

 - 5.2 Sync Generation5.3 Addressing5.4 Picture Formation
 - 5.5 Power Supplies
 - 5.6 Blanking

6.0 SOFTWARE

- 6.1 Video Board Driver
- 6.2 Video Board Demonstration Routine
- 6.3 Graphics Interface Subroutine6.4 Doodle Graphics Demonstration
- 6.5 Video Test Routine
- 6.6 Memory Test Routine
- 7.0 TROUBLESHOOTING HINTS
- 8.0 WARRANTY

APPENDIX:

Assembly Drawing Parts List Schematic (Insert)

1.0 INTRODUCTION

The SSM VBLC provides a memory mapped video display for any S-100 bus compatible microcomputer.

The VBIC features such capabilities as 32 or 64 characters per line (switch selectable) by 16 lines, upper and lower case with descenders, Greek characters, graphic symbols, black-on-white or white-on-black display, 7 x 9 character matrix, and 1K on-board RAM.

The VBLC is fully compatible with the proposed IEEE 696 standard, with two exceptions: 1) the VBLC uses the 01 clock on bus pin 25 instead of the new PSTVAL signal; and 2) when the CPU reads data from the VBLC, data is transferred back without the use of the SMEMR and PDBIN signals.

We suggest that you read this entire manual before either starting assembly or use to improve your understanding of the board and make its set-up and use that much easier.

NOTES:

The VBLC meets the following IEEE 696 compliance levels: D8, M16, NI, T250, W0, SH.

All references to the PC board assume that the board has the 100-pin connector at the lower edge, and the component side (the side with the silk screen) is facing you.

Z-80 is a trademark of ZILOG INC., 10340 Bubb Road, Cupertino, CA 95014.

8080 and 8085 are trademarks of INTEL CORP., 3065 Bowers Avenue, Santa Clara, CA 95051.

2.0 ASSEMBLY INSTRUCTIONS

Refer to the Assembly Drawing in the APPENDIX during assembly and test procedures.

2.1 UNPACKING

[] Unpack and check each of the parts against the PARTS LIST provided.

It is a good idea to arrange the parts in a small tray or box to allow for easy identification and accessibility during assembly.

2.2 RESISTOR INSTALLATION

NOTE: Be sure that all resistors and diodes are flush against the PC board. This will insure proper socket installation. DO NOT install R21 and R22 at this time.

- [] Install and solder SIX (6) 100 ohm (brown, black, brown) resistors at locations R1, 2, and 5-8.
- [] Install and solder TEN (10) 2.7K ohm (red, violet, red) resistors at locations R4, 11-18, and 24.
- [] Install and solder ONE (1) 1K ohm (brown, black, red) resistor at location R23.
- [] Install and solder ONE (1) 220 ohm (red, red, brown) resistor at location R3.
- [] Install and solder TWO (2) 470 ohm (yellow, violet, brown) resistors at locations R9 and 10.

2.3 DIODE INSTALLATION

[] Install and solder ONE (1) 1N270 germanium signal diode at location CR1. Use caution in installing this component—the banded end (+) MUST be to the LEFT of the board.

2.4 SOCKET INSTALLATION

NOTE: DO NOT install integrated circuits until specifically instructed to do so.

[] Install the 8, 14, 16, and 24 pin sockets on the printed circuit board. Orient pin 1 towards the top of the board or to the left, as applicable. See Figure 1 for information on locating Pin 1 on each socket.

CAUTION! DO NOT install a socket at location Sl. A switch will be installed at this location in a later step.

Three (3)8-pin sockets at U1-3Nine (9)14-pin sockets at U4,10-13,17,18,20,21Twenty-five (25)16-pin sockets at U6-8,14,19,22-29,31-42Three (3)24-pin sockets at U5,15,16

Socket Types




FIGURE	1
T TOOTO	_


- [] When all sockets are inserted, place a piece of stiff cardboard over the sockets to hold them in place and turn the board over to expose the reverse side.
- I] On each socket, solder pin 1 and the pin diagonally opposite it to 'tack' (lightly solder) each socket in place. When all sockets are tacked in place, turn the board over and examine each socket to make sure it is flush against the board. If needed, reheat the pins and adjust any sockets not firmly mounted.
- [] When all the sockets are properly seated, solder the remaining pins of each socket. Do not overheat.

2.5 CAPACITOR INSTALLATION

- [] Install and solder TEN (10) 0.1 uf monolithic capacitors at locations Cl, 2, 5-9, and 11-13.
- [] Install and solder ONE (1) 47-56 pf disc capacitor at location C4.
- [] Install and solder ONE (1) .0033 uf disc capacitor at location C17.
- [] Install and solder TWO (2) 10 uf axial capacitors at locations C3 and C10. Use caution in installing these components---C3 and C10 MUST have the positive (+) end to the RIGHT side of the board.
- Install and solder ONE (1) 4.7 uf axial capacitor at location Cl4.
 Use caution in installing this component—Cl4 MUST have the positive (+) end to the LEFT side of the board.

2.6 TRANSISTOR INSTALLATION

[] Install and solder ONE (1) 2N3904 transistor at location Ql. Again, use caution in installing this component; refer to Figure 2 for proper orientation. Use caution that the lead closest to the bottom of the board DOES NOT touch R8.



2.7 CRYSTAL INSTALLATION

[] Install and solder ONE (1) 12.44 MHz crystal at location Y1. Two holes have been provided on either side of the crystal to solder a strap over the crystal to hold it in place. Use a resistor lead to make this strap. **DO NOT overheat the crystal.**

2.8 REGULATOR INSTALLATION

- [] Place TWO (2) 7805 regulators on the board so that the mounting hole in the regulator is in line with the hole in the board. Mark the leads for proper bending to match the holes in the board (allow for bend radius).
- [] Bend the regulator leads to match the holes in the board.
- [] If available, apply thermal compound to the back side of each regulator case (the side that will contact the heatsink). Use just a little thermal compound. Too much is worse than none at all.
- [] Install and solder TWO (2) 7805 regulators at locations U9 and U30 so that the following order results from back to front: screw, PC board, heatsink, regulator, lock washer, and nut. Be sure that the regulators and heatsinks sit flat on the board and then solder all regulator leads.

2.9 CONNECTOR, HEADER AND SWITCH INSTALLATION

- [] Install and solder ONE (1) 4-pin molex connector at location Jl such that the short pins are inserted in the PC board. Be sure that the teflon base sits flat against the board.
- [] Install and solder ONE (1) 2-pin molex connector at location J2 such that the short pins are inserted in the PC board. Again, be sure that the teflon base sits flat against the board.
- [] Install and solder ONE (1) 3-pin header at location El-E3.
- [] Install and solder ONE (1) 8-position DIP switch at location SL. Orient the switch with position 1 at the top of the board.

At this point the only parts yet to be mounted are the two power resistors and all the ICs. DO NOT INSTALL THESE PARTS AT THIS TIME. •


3.0 FUNCTIONAL CHECK/IC INSTALLATION

WARNING! DO NOT INSTALL OR REMOVE THE BOARD WITH POWER ON. DAMAGE TO THIS AND OTHER BOARDS COULD RESULT!

- 3.1 SHORT TEST
 - [] If an ohmmeter is available, measure the resistance between pin 50 (negative meter probe) and pin 1 (positive meter probe) on the edge connector, and verify a resistance of 20 ohms or greater. If your reading is below 20 ohms, check your board for possible shorts.

3.2 VOLTAGE CHECK

[] Apply power (+8V to +10V) to the board by plugging into the computer or by connection to a suitable power supply (with power turned off). Measure the outputs of the +5V regulators (U9 and U30). The voltage should be +5.0V (+/- 0.2V). If the regulator doesn't meet this test, check the board for shorts or errors. (See the figure below for the pin assignments of the regulator.)



CAUTION! WHILE IT HAS NEVER HAPPENED TO US, SHORTED REGULATORS HAVE BEEN KNOWN TO EXPLODE WITH POSSIBLE INJURY TO EYES AND HANDS. BETTER SAFE THAN SORRY-KEEP YOUR FACE AND HANDS CLEAR OF THE REGULATOR SIDE OF THE BOARD DURING THE INITIAL POWER-UP OF YOUR BOARD.

3.3 POWER RESISTOR INSTALLATION

 Insert and solder TWO (2) 15 ohm 3-watt power resistors at locations R21 and R22. For improved cooling and to prevent the PC board from discoloring, mount these two resistors off the board about 1/8 inch.

3.4 VISUAL INSPECTION

[] Now, look over the board carefully. Check for solder bridges, cold solder joints, and unsoldered pins. Also, using the Assembly Drawing in the APPENDIX, check for improper part location or polarity. A few minutes of careful inspection could save hours in troubleshooting later.

3.5 IC INSTALLATION

- [] Refer to the Assembly Drawing to install the following integrated circuits. BE CERTAIN THAT PIN 1 OF EACH IC IS ORIENTED PROPERLY. It is sometimes helpful to bend the leads of the IC's SLIGHTLY inward by placing the circuit on its side and applying firm pressure. This assures that the leads will be straight and makes it easier to install the device in the socket.
- [] Install the following IC's as shown in the Assembly Drawing:

]]	U 4	7486
]]	U17	74LS00
1]	U18	7432
Ι]	U23,28,34,35,40,41	74367
I]	U42	DM8131

[] The following IC's are extremely sensitive to static electricity. Avoid touching the IC leads without first touching the PC board to make sure that both items are at the same static potential.

[]	U24,25,26,27	τ,	2102AL-2
]]	U36,37,38,39		

- [] The VBIC can now be tested as a standard 1K memory board. A memory test program is provided in Section 6.6 for this purpose. Be sure to set the DIP switch (S1) to the desired setting before attempting any testing. Refer to Section 4.1 for information on addressing your board.
- [] Install the following IC's as shown in the Assembly Drawing:

[] U1,2,3	75451
[] U5,15	74150
[] U6,7	74157
[] U8	74166
[] U10	74 S04
[] U11,12,13,20	7474
[] U14,22,32,33	74193/74LS193
[] U19	74153
[] U21	7408
[] U29,31	74161

[] The following IC is extremely sensitive to static electricity. Avoid touching the IC leads without first touching the PC board to make sure that both items are at the same static potential.

[] U16 MCM66714

[] The VBIC can now be tested for proper video operation. A program is provided in Section 6.5 to display the ASCII character set plus the 64 different graphic characters.

4.0 SETTING UP YOUR VBLC

4.1 ADDRESSING

The VBLC occupies 1K bytes of the address space of the computer. By setting DIP switch S1, the user can locate his VBLC at any one of 64 different memory locations.

	-Four =					
ADDRESS	A15	A14	A13	A1 2	A 11	A 10
0000-03FF 0400-07FF 0800-0BFF 0C00-0FFF	ON ON ON ON	ON ON ON	ON ON ON ON	ON ON ON ON	ON ON OFF OFF	ON OFF ON OFF
1000-13FF	ON	ON	ON	OFF	ON	ON
>B000-B3FF	OFF	ON	OFF	OFF	ON	ON
>>E000-E3FF •	OFF	OFF	OFF	ON	ON	ON
FC00-FFFF	OFF	OFF	OFF	OFF	OFF	OFF

Switch: ON=Closed=0 OFF=Open=1

> Address used by SSM 8080 Monitor Vl.0 in 2708 EPROM >> Address used by SSM Z-80 Monitor Vl.10 in 2716 EPROM

4.2 32 OR 64 CHARACTERS PER LINE SELECTION

The VBLC has the capability to display either 32 or 64 characters per line. The selection is made by setting switch 1 position 2 to the desired line length.

64 characters/line = switch ON or closed 32 characters/line = switch OFF or open

4.3 GRAPHICS OR INVERSE VIDEO SELECTION

The VBLC is switched between two types of display by setting data bit 7 to a 0 or a 1. The display mode is determined by the setting of SL-1 as follows:

	'VID REV'/	
BIT D7	GRAPHICS	DISPLAY
0	ON	Alphanumerics on a black background
1	ON	2x3 matrix graphics, black background
0	OFF	Alphanumerics on a black background
1	OFF	Alphanumerics on a white background

4.4 GRAPHICS PATTERNS

If switch S1-1 (GRPH) is on and the byte you are writing into the VBIC has the most significant bit (bit D7) set to a one, the display will show a graphics pattern. The lower 6 bits of each byte will display as a 2 x 3 matrix on the video display.

LOWER SIX BITS	INTENSITY
0	white
1	black

The data bits are displayed in the following manner:

DATA BIT	POSITION
D0	Upper left
Dl	Middle left
D2	Lower left
D3	Upper right
D4	Middle right
D5	Lower right

4.5 BLANKING/MSB CONTROL

The VBLC has a 3-pin header used to control the default value of the most significant bit of data read into the video display during a blanking operation. During reading or writing to the VBLC, the address lines of the on-board memory are logically tied to the S-100 bus and not to the video timing. The MSB of data during reading or writing may differ from that which would have been displayed under normal video conbittrol, so the screen will "sparkle" with periodic differences between old and new characters. The MSB can be forced to a zero value during reading and writing to give a more consistent state, rather than random, by using the 3-pin header.

- Connect El to E2 if you want random.
- Connect E2 to E3 if you want the MSB=0 (recommended for most applications.

5.0 THEORY OF OPERATION

5.1 GENERAL INFORMATION

The VBLC video interface is essentially a computer memory combined with an interface circuit that connects the memory to a video monitor. The memory data may be displayed in either alphanumeric form using the internal character generator, or in a direct form (graphics). Characters may be presented either white-on-black or black-on-white, if the graphics mode is not selected. Mixing characters and graphics is also possible.

The 66714 character generator can display 128 different characters. Other generators with different character sets are also available from Motorola (and from SSM on special volume orders).

Sixteen lines of characters are produced and either 32 or 64 characters per line may be selected. Total memory consists of eight 1024-bit RAMs. Ten of the computer's memory address lines are connected to these RAMs through decoders, allowing the computer to selectively address each display position. The computer's remaining 6 address lines are used to set the starting address of the board within the entire memory space, as determined by DIP switch S1.

5.2 SYNC GENERATION

Figure 3 shows the 12.44 MHz crystal oscillator feeding two counters, U31 and U32. Counter U31 divides the 12.44 MHz signal by 8 and passes the resulting 1.5375 MHz signal to U32 for further division by 16. The DOT CLOCK is a square wave timing signal used in shifting out video. The LOAD signal is a pulse occurring once every 8 DOT CLOCKs. Both the DOT CLOCK and the LOAD signal are selected for either 32 or 64 characters-per-line operation. If the '32/64' switch is 'OPEN', the 6.22 MHz from U31 is selected to be the DOT CLOCK. If the '32/64' switch is 'CLOSED', 12.44 MHz from the oscillator is selected. For the LOAD signal, '32/64' switch 'OPEN' (32 characters) selects a 777.5 KHz signal, and '32/64' switch 'CLOSED' (64 characters) selects a +5V level. The LOAD signal is modified by the 1.550 MHz pulse signal from the output of U10 pin 10, to become a series of narrow pulses at either 777.5 KHz (32 characters) or 1.5550 MHz (64 characters).

The 97.2 KHz carry signal from U32 pin 7 is the input for the horizontal timing circuit shown in Figure 4. Both U11 and U20 are used to divide the 97.2 KHz from U32 by 6 to give a horizontal blanking signal at 16.2 KHz. U13 generates a delayed horizontal sync pulse from U21 pin 3, but only during horizontal blanking. U20 develops the horizontal drive signal. Waveforms are shown as aids to troubleshooting in Figures 3 thru 5.

In Figure 5, the BIT SELECTOR CLOCK (16.2 KHz) goes to the bit select counter U29. The outputs from U29 give the row select address for the character generator. When address 1110_2 is reached, U29 is loaded with 0000_2 on the next clock pulse to start a new cycle. The load signal is a negative pulse at 1079.9 Hz which is sent to U12 and vertical line counter U33. In addition to 4 bits of the RAM address, U33 puts out negative pulses at 60 Hz on CY. U12 derives negative pulses at 60 Hz for both VERT










FIGURE 3



U32, PIN 7 (97.2 KHZ)





5-2




FIGURE 5

DRIVE (1 ms pulse width) and VERT BLANK (2 ms pulse width). VERT BLANK and HORIZ BLANK are combined by an AND gate to give a composite BLANKING signal. The other 6 bits of RAM address come from counters U14 and U22 which are reset by HORIZ BLANK. U22's clock is the LOAD signal from Figure 3.

5.3 ADDRESSING

The eight 1024-bit RAMs are addressed by the computer using address lines A0 thru A9. Address lines A10 thru A15 form a prefix to specify the board's address. This 6 bit prefix is set by switch S1 positions 3 thru 8; U42 compares the address sent by the computer with the setting of the switch. If the address matches, U42 pin 9 (SELECT) goes low, which actuates the 10 address gates (A0 thru A9), the output gates (DIO thru DI7), and the write gate U17. When the SELECT signal is low, it also turns off the output gates of counters U14, U22, and U33. With the VBIC memory logically tied to the S-100 bus, the computer can store the data in the video board memory to be displayed. When the address from the computer is no longer valid, the SELECT line goes high and the memory is isolated again.

5–3

5.4 PICTURE FORMATION

When in the normal character display mode, the VBLC memory is continually addressed by counters U14, U22, and U33. The memory makes available an 8bit data word for each location addressed. Only 7 bits go into the character generator to specify a character, or into the multiplexers U5 and U15 for graphics output. The output of the character generator and the output of the graphics multiplexers are sent into two data selectors, U6 and U7. If the GRAPHICS signal is low, U6 and U7 pass the graphics data from U5 and U15. If GRAPHICS is high, U6 and U7 pass the output of the character generator. In either case, the output of U6 and U7 is loaded into parallel-in/serial-out shift register U8. The data is then shifted out to the display monitor. The eighth bit (D7) of VBlC memory is a control bit whose function is determined by the VID REV/GRAPHICS switch (S1-1). When the switch is OPEN, GRAPHICS is high and the output of the character generator goes into parallel-in/serial-out shift register U8. Data bit D7 turns the video reverse on or off by setting Ul3. This controls the VIDEO REVERSE signal through U2. When VIDEO REVERSE is high, U4 inverts the output which produces a reversed video effect on the monitor.

If the VID REV/GRAPHICS switch is CLOSED, the VIDEO REVERSE signal is low, allowing the output of U8 to pass with no inversion.

Data bit D7 directly controls the GRAPHICS signal. If GRAPHICS is high, the character generator output is selected; if GRAPHICS is low, the graphics data is selected.

5.5 POWER SUPPLIES

A single +5 volt supply is used to operate the VBIC. The standard S-100 voltage of +8V to +10V is regulated by two 7805 regulators to provide the proper voltage on the board. R21 and R22 are power resistors used to keep the power dissipation low in the regulators. The typical current drain is 1.3A.

5.6 BLANKING

Blanking is performed on the VBIC during every CPU read or write operation to the video board's address. U4 pin 11 goes to a logic one each time the VBIC is addressed. U4 pin 11 is buffered by one inverter, U10 pins 12 and 13, to drive an RC timer formed by R24 and C17. The inverter U10 pin 12 provides a blanking signal, with R24 and C17 providing a turn-off delay for increased blanking time.

Blanking is used on the VBLC by forcing the video display to black during CPU accesses. The shift register U8 is cleared (set to black video) during blanking. C17 is discharged and U13 will be set if jumper E2 to E3 (see Section 4.5) has been installed. When the blanking signal is removed (U10 pin 12 goes high), C17 slowly charges to a logic one level and maintains a clear to U8 for an additional time period.

6.0 SOFTWARE

The following 4 programs are provided for use with the VBIC:

- 1. Video Board Driver
- 2. Video Board Driver Demonstration Routine
- 3. Graphics Interface Subroutines
- 4. Doodle Graphics Demonstration

NOTES:

- a. All 4 programs assume the VBIC is addressed at E000-E3FF. This may be changed by altering the value to which 'VID' is EQUated.
- b. All programs are written in 8080 assembly language and are executable on a Z-80, 8085, and the 8080.

Two other programs are provided for initial checkout of the VBLC:

- 1. Video Test Routine
- 2. Memory Test Routine

NOTE: These two programs assume that the VBLC is addressed at E000-E3FF. In the Video Test Routine this may be changed by altering the value to which 'VID' is EQUated. In the Memory Test program, 'START' specifies the beginning of VBLC memory and 'MEND' specifies the end.

6.1 VIDEO BOARD DRIVER

This is a complete driver routine for the VBLC, including cursor control, clear screen, carriage return, line feed, and cursor addressing.

The driver may be located in ROM or RAM, but three bytes pointed to by VDPTR and VDHLD must be in RAM. Characters to be output are expected in the C register.

	;	VIDEO BOARD DRIVER					
	; ; ;	This su of the as a co					
	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ASCII characters presented to the subroutine in the C register are displayed on the screen. Certain characters, listed below, receive special treatment. All registers are preserved by this subroutine.					
	; ;			nning address of the may be in RAM or ROM.			
3F00 =	LOC	EQU	3F00H				
	; ; ;			nning address assigned RAM located on the VBlC			
E000 =	VID	EQU	0Е000н				
	; ; ;	houseke	eping. The	RAM are required for nese bytes must be ed by other programs.			
3FF8 = 3FFA =	VDPIR VDHLD	EQU EQU	3FF8H VDPTR+2	;Cursor pointer ;Character hold			
	;	Non-dis	playable	characters			
= A100	CS	EQU	1AH	;Control Z ;Clear screen, home curso	or		
000E =	NL CR	equ	0eh 0dh	;Control N ;Down one line, clear lir ;Carriage return	le		
				;Move cursor to the left	margin		
	;	Optiona	l cursor	control characters			
000B = 000A = 000C = 0008 = 001E =	UP DN FW BK HM	equ equ equ equ equ	0BH 0AH 0CH 08H 1EH	;Control K ;Control J ;Control L ;Control H ;Control ^			

	;	NORMAL ENTRY POINT				
3F00		ORG	LOC			
3F00 E5 3F01 21F83F	VDITY:	PUSH LXI	hl H , VD PTR	;Save HL ;Address of cursor pointer		
	; ; ; ; ; ;	This er the cur hold ar those s The use	rsor poin re at loc specified	t may be used if ter and character ations other than on this listing. supply subroutine		
	;ENIR: ; ;	PUSH LXI JMP	h H, pnir Altvd	;Save HL ;Address of cursor pointer ;Join this code		
3F04 D5 3F05 C5 3F06 F5 3F07 5E 3F08 23 3F09 7E 3F0A E603 3F0C C6E0 3F0E 57 3F0F 23 3F10 46 3F11 EB 3F12 70	ALTVD:	PUSH PUSH MOV INX MOV ANI ADI MOV INX MOV XCHG MOV	Е,М Н А,М З	<pre>;Save DE ;Save BC ;Save AF ;LPTR ; ;HPTR ;Convert to video & ;RAM address ;Character under cursor ;Pointer to HL ;Restore previous character</pre>		
i -	;	Identii	fy input	character		
3F13 79 3F14 FELA 3F16 CA763F 3F19 FEOD 3F1B CA843F 3F1E FEOE 3F20 CA8B3F		MOV CPI JZ CPI JZ CPI JZ	A,C CS VIDFF CR VIDCR NL VIDLF	;New character ;Form feed ;Carriage return ;Line feed		
	; ; ;	(marke	d YYYY) π sor contr	nstructions ay be removed ol is not		
3F23 FE0B 3F25 CADE3F 3F28 FE0A 3F2A CAE43F		CPI JZ CPI JZ	UP CRUP DN CRDN	; YYYY ; YYYY ; YYYY ; YYYY		

6–3

/					
3F2D FE0C		CPI	FW	; YYYY	
3F2F CA4C3F		JZ	CRRT	YYYY	
3F32 FE08		CPI	BK	;YYYY	
3F34 CAEA3F		JZ	CRLT	;YYYY	
3F37 FELE		CPI	HM	;YYYY	* 4 2
3F39 CAF03F		JZ	CRHM	;YYYY	
JEJJ CHEUJE	1	04	CIVITI	,	
			;	Displayable C	maracters
	;	The fol	Llowing i	instructions	
	;			nay be removed	
	;			nes are not	
	;	to be i			
	•				
	;	Check i	for end o	of line	
3F3C 7D		MOV	A,L	;XXXX	
3F3D E63F		ANI	3FH	; XXXX	
3F3F FE3F		CPI	3FH	XXXX	
3F41 C24B3F		JNZ	VIDB0	XXXX	
		0		,	
	;			er if end of lin	
	;	and ser	nse swite	ch 2 equals a on	e
3F44 DBFF		IN	OFFH	;XXXX	
3F46 E602		ANI	2	;XXXX	
3F48 CA623F		JZ	VIDRT	;XXXX	
3F48 CA023F 3F4B 71	WIDDO.	MOV		jaaaa	
3F4C 010100	VIDB0: CRRT:		M,C		
3r4C 010100	CRRI:	LXI	B , 1		
	;	Adjust	cursor p	pointer	
3F4F 09	CRADJ:	DAD	в		
JF4F 09	CRALU:	DHD	D		
	;	Check t	for over	Elow	
	•				
3F50 7C		MOV	A,H		
3F51 FEE4		CPI		024) SHR 8	
3F53 C2623F		JNZ	VIDRT		
3F56 26E3		MVI		+960) SHR 8	
3F58 7D		MOV	A,L		
3F59 F6C0		ORI	ОСОН		
3F5B 6F		MOV	L,A		
3F5C CDB53F		CALL	ROLLO		
3F5F C3683F					
JUDI COUCI		JMP	VIDRL		
	;	Common	exit co	de	
	;			or pointer	
2000 50			,		
3F62 7C	VIDRT:	MOV	A,H		
3F63 E603		ANI	3		
3F65 C6E0		ADI	VID SH	R 8	

6-4

3F67 67 3F68 7E 3F69 367F 3F6B EB 3F6C 77 3F6D 2B 3F6E 72 3F6F 2B 3F70 73	VIDR1:	MOV MOV MVI XCHG MOV DCX MOV DCX MOV	H,A A,M M,7FH M,A H M,D H M,E	;Character under cursor ;Cursor ;Pointer to DE ;Character under cursor ;H pointer ;L pointer
	;	Restore	e registe	rs and exit
3F71 F1 3F72 C1 3F73 D1 3F74 E1 3F75 C9		POP POP POP POP RET	PSW B D H	
	;		s form fe	
	; ;			h spaces top left
3F76 2100E0 3F79 E5	VIDFF:	LXI PUSH	H,VID H	
3F7A 3620 3F7C 23 3F7D 7C 3F7E FEE4 3F80 FA7A3F 3F83 E1	VIDFC:	MVI INX MOV CPI JM POP	м, ' ' Н А, Н	024) SHR 8
	; ; ;		ursor to	ge return the beginning
3F84 7D 3F85 E6C0 3F87 6F 3F88 C3623F	VIDCR:	MOV ANI MOV JMP	A,L OCOH L,A VIDRT	
	; ; ;	Move cu		eed m one line, with spaces
3F8B D5 3F8C 114000 3F8F 19 3F90 7C 3F91 FEE4 3F93 C2CC3F	VIDLF:	PUSH LXI DAD MOV CPI JNZ	D D,64 D A,H (VID + VDLF3	1024) SHR 8

	;	Delay b	efore wrapping
	;	around	screen
3F96 E5	VDLF1:	PUSH	H
3F97 210080		LXI	H,8000H
3F9A 2B		DCX	H
3F9B 7C		MOV	A,H
3F9C B5		ORA	L
3F9D C29A3F		JNZ	VDLF1
3FA0 E1		FOP	H
	; ; ;	(marked	lowing instruction (XXXX) may be removed se switches are not used
	; ;		til sense switch l equals before wrap around
3FA1 DBFF	VDLF2:	IN	0FFH ;XXXX
3FA3 E601		ANI	1 ;XXXX
3FA5 CAA13F		JZ	VDLF2 ;XXXX
	; ;	Roll th line	e whole display up one
3FA8 CDB53F		CALL	ROLLO
3FAB 7D		MOV	A,L
3FAC F6C0		ORI	OCOH
3FAE 6F		MOV	L,A
3FAF 26E3		MVI	H,(VID+960) SHR 8
3FB1 D1		POP	D
3FB2 C3623F		JMP	VIDRT
	;	Roll su	broutine
3FB5 D5	ROLLO:	PUSH	D
3FB6 E5		PUSH	H
3FB7 1100E0		LXI	D,VID
3FBA 2140E0		LXI	H,VID+64
3FBD 7E 3FBD 7E 3FBE 12 3FBF 3620 3FC1 13 3FC2 23 3FC3 7C 3FC4 FEE4 3FC6 C2BD3F 3FC9 E1 3FCA D1 3FCB C9	ROLL1:	MOV STAX MVI INX INX MOV CPI JNZ FOP POP RET	A,M D M,20H D H A,H (VID+1024) SHR 8 ROLLL H D

6–6

3FCC E5 3FCD 7D 3FCE E6C 3FD0 6F 3FD1 362 3FD3 23 3FD4 7D 3FD5 1D 3FD6 C21	20 VDLF4:	MOV ANI MOV MVI INX MOV DCR JNZ	VDLF4
3FD9 E1 3FDA D1 3FDB C36	203F	FOP FOP JMP	H D VTDRT
5105 636	; ; ; ; ;	The fo along YYYY a	llowing instruct with those marke bove, may be rem sor control is n

;

	ing instructions, those marked
	, may be removed
	control is not
required.	

	;	Cursor	control	processing
3FDE 01C0FF 3FE1 C34F3F 3FE4 014000 3FE7 C34F3F 3FEA 01FFFF 3FED C34F3F 3FF0 210000	CRUP: CRDN: CRLT: CRHM:	LXI JMP LXI JMP LXI JMP LXI	B,-64 CRADJ B,64 CRADJ B,-1 CRADJ H,0	;YYYY ;YYYY ;YYYY ;YYYY ;YYYY ;YYYY ;YYYY
3FF3 C3623F		JMP	VIDRT	;YYYY

3FF6

END

6.2 VIDEO BOARD DRIVER DEMONSTRATION ROUTINE

This routine in conjunction with the Video Board Driver can be used to create a "glass teletype".

1

4

NOTES:

a. The console assignments are defined in the following manner:

Status Port:	00H
Data Port:	01 H
Data Available Bit:	01H

b. The routine must be located in RAM.

	;	VDITY DEMONSTRATION ROUTINE		
	;			nning address of the t be in RAM.
3E00 =	LOC	EQU	ЗЕООН	
	; ; ;	VID is to the board.	the begi display	nning address assigned RAM located on the VBlC
E000 =	VID	EQU	0E000H	
	; ;	VDTTY i routine		deo driver
3F00 =	VDITY	EQU	3F00H	
3E00 =	STACK	EQU	ЗЕООН	
	;	Non-dis	playable	characters
001B = 001A = 000E = 000D = 000B = 000A = 000C = 0008 = 001E =	INV CS NL CR UP DN FW BK HM	EQU EQU EQU EQU EQU EQU EQU EQU	1BH 1AH OEH ODH OBH OAH OCH OCH 08H 1EH	;Escape ;Control Z ;Control N ;Carriage return ;Control K ;Control J ;Control L ;Control H ;Control H

;

Console Assignments

0000 = 0001 = 0001 =	CSTAT CDATA DAV	EQU EQU EQU	00H 01H 01H	;Console status port ;Console data port ;Data available bit
3E00		ORG	LOC	
3E00 31003E 3E03 CD4C3E 3E06 E67F 3E08 4F 3E09 FE1A 3E0B CA453E 3E0E FE0D 3E10 CA453E 3E13 FE0E 3E15 CA453E 3E18 FE0B 3E1A CA453E	DEMO: Dl:	LXI CALL ANI MOV CPI JZ CPI JZ CPI JZ CPI JZ	SP, STAC CI 7FH C, A CS DISP1 CR DISP1 NL DISP1 UP DISP1	Κ
3E1D FE0A 3E1F CA453E 3E22 FE0C 3E24 CA453E 3E27 FE08 3E29 CA453E 3E20 FE1E 3E22 CFE1E 3E31 FE1B 3E33 3A4B3E 3E36 C2433E 3E39 E680 3E3B EE80 3E3B EE80 3E3D 324B3E 3E40 C3033E 3E43 B1 3E44 4F 3E45 CD003F 3E48 C3033E 3E48 00	DISP: DISPI: BIT8:	CPI JZ CPI JZ CPI JZ CPI JZ CPI JZ CPI LDA JNZ ANI XRI STA JMP ORA MOV CALL JMP DB	DN DISP1 FW DISP1 BK DISP1 HM DISP1 INV BIT8 DISP 80H 80H BIT8 D1 C C,A VDTTY D1 0	;Call video board driver
	;	Console	e input s	subroutine
3E4C DB00 3E4E E601 3E50 C24C3E 3E53 DB01 3E55 C9 3E56	CI:	IN ANI JNZ IN RET END	CSTAT DAV CI CDATA	;Input from status port ;Test for data available ;Input data

6.3 GRAPHICS INTERFACE SUBROUTINE

;

;

;

;

;

;

;

;

;

;

;

;

ï

;

;

;

;

;

;

;

The following graphics program will allow you to utilize the VBLC as a 128 \times 48 graphics board.

NOTES:

- a. Coordinate 0,0 is in the lower left corner of the display. This is in accordance with an X-Y graph.
- b. The routine may be located in ROM or RAM.

GRAPHICS INTERFACE SUBROUTINES

These subroutines facilitate the use of the SSM VBLC board and a video display as a graphics diplay device.

These subroutines treat the display screen as a matrix of dots, 48 dots high by 128 dots wide. Each dot is specified in terms of its vertical coordinate(0-47) and its horizontal coordinate(0-127). Dot 0,0 is at the lower left corner of the screen.

For best results, the display memory should be initialized to 'FF' hex prior to attempting graphics output.

ENTRY CONDITIONS:

H = VERTICAL COORDINATE

L = HORIZONTAL COORDINATE

EXIT CONDITIONS

	A =	DIFFERS BY SUBROUTINE
	B =	PRESERVED
	C =	BIT MASK FOR SPECIFIED DOT
	DE=	MEMORY ADDRESS OF DOT
	H =	VERTICAL COORDINATE
	L =	HORIZONTAL COORDINATE
H and L	are	converted(if necessary)

MODULO 48 and 128 respectively.

	; ; ;	LOC is the beginning address of these subroutines. It may be in RAM or ROM.	
3E80 =	LOC	EQU 3E80H	
	; ; ;	VID is the beginning address assigned to the display RAM located on the VBLC board.	
E000 =	VID	EQU 0E000H	
3E80		ORG LOC	
	; ;	The check subroutine sets the zero flag to indicate whether the specified	
	; ; ; ; ;	dot is white or black. If the dot is currently, white the zero flag is set on; if the dot is black, the flag is set off. The A register contains zero if the dot is white, and contains the bit mask if it is black.	
3E80 CD9A3E 3E83 Al 3E84 C9	CHECK:	CALL CNVRT ANA C RET	
	; ; ;	The white subroutine sets the specified dot white. Register A contains the new contents of the memory location.	
3E85 CD9A3E 3E88 E6BF 3E8A F680 3E8C B1 3E8D A9 3E8E 12 3E8F C9	WHITE:	CALL CNVRT ;Convert ANI OBFH ;Clear unused bit ORI 80H ;Set graphics bit ORA C ;Set this dot XRA C ;Clear this dot STAX D ;Update byte RET	
	; ; ;	The black subroutine sets the specified dot black. Register A contains the new contents of the memory location.	
3E90 CD9A3E 3E93 E6BF 3E95 F680 3E97 Bl 3E98 12 3E99 C9	BLACK:	CALL CNVRT ;Convert ANI 0BFH ;Clear unused bit ORI 80H ;Set graphics bit ORA C ;Set this dot STAX D ;Update byte RET	

.

	; ; ; ;	the coor mask con	ent contents	
3E9A C5	CNVRT:	PUSH	В	
	;	Normaliz	ze the coordi	inates
3E9B 7D		MOV	A,L	
3E9C E67F		ANI	7FH	
3E9E 6F		MOV	L,A	
3E9F 7C	_		A,H	
3EA0 D630	Dl:	SUI	48	
3EA2 F2A03E		JP	Dl	
3EA5 C630	D2:	ADI	48	
3ea7 faa53e		JM	D2	
3EAA 67			H,A	
3EAB E5		PUSH	H	
	•	Convert	coordinates	to address
	; ;	in DE	coordinates	
	•			
3EAC 44		MOV	B,H	
3EAD 4D		MOV	C,L	
3EAE 5C		MOV	E,H	
3EAF 1600		MVI	D,0	
3EB1 210100		IXI	H,1	
3EB4 19		DAD	D	
3EB5 29		DAD	H	
3EB6 29		DAD	H	
3EB7 19 3EB8 29		DAD	D and a	
3EB9 29		DAD	H	
3EBA 19	· · · ·	DAD DAD	H D	
3EBB 54		MOV	D,H	
3EBC 7D		MOV	A,L	
3EBD E6C0		ANI	0C0H	
3EBF 5F		MOV	E,A	
3EC0 19		DAD	D	and the second se
3EC1 19		DAD	D	
3EC2 29		DAD	H	
3EC3 29		DAD	H	
3EC4 78		MOV	A,B	
3EC5 94		SUB	H	
3EC6 47		MOV	B,A	
3EC7 3EC0		MVI	A, (VID+960)	AND UFFH
3EC9 93		SUB	E	
3ECA 5F 3ECB 3EE3		MOV	E,A	CUD 0
JEAD JEED		MVI	A, (VID+960)	SHR 8

3ECD 9A 3ECE 57 3ECF 79 3ED0 1F 3ED1 B3 3ED2 5F		SBB MOV MOV RAR ORA MOV	D D,A A,C E E,A
	;	GENERAT	E BIT MASK
3ED3 79 3ED4 1F 3ED5 78 3ED6 17 3ED7 4F 3ED8 0600 3EDA 21E43E 3EDD 09		MOV RAR MOV RAL MOV MVI LXI DAD	A,C A,B C,A B,0 H,DTAB B
3EDE 7E		MOV	A,M
	;	PREPARE	FOR EXIT
3EDF El 3EEO Cl 3EEL 4F 3EE2 LA 3EE3 C9		POP POP MOV LDAX RET	H B C,A D
3EE4043EE5203EE6023EE7103EE8013EE908	DTAB :	DB DB DB DB DB DB	04H 20H 02H 10H 01H 08H
3EEA		END	

6-13

6.4 DOODLE GRAPHICS DEMONSTRATION

This routine, when used in conjunction with the graphics interface subroutine, will provide the user with an electronic drawing board.

NOTES:

- a. The Graphics Interface Subroutine must be present beginning at location 3E80H. This may be changed by altering the values to which 'CHECK', 'WHITE', and 'BLACK' are EQUated.
- b. The console assignments are defined in the following manner:

Status Port:	00н
Data Port:	01 H
Data Available Bit:	01 H

	;	DOODLE (GRAPHICS DEMO)			
E000 = 3E00 = 3E80 = 3E85 = 3E90 =	VID STACK CHECK WHITE BLACK	EQU EQU EQU EQU EQU	0E000H 3E00H 3E80H 3E85H 3E90H	;Address of VBLC ;Set stack ;Black/white check routine ;Routine to set dot white ;Routine to set dot black	
0000 = 0001 = 0001 =	; CSTAT CDATA DAV	Console EQU EQU EQU	Assignme 00H 01H 01H	ents ;Console status port ;Console data port ;Data available bit	
3D00 3D00 31003E	DOODL:	ORG LXI	3D00H SP,STAC	K	
3D03 2100E0 3D06 36BF 3D08 23 3D09 7C 3D0A FEE4 3D0C C2063D 3D0F C3153D	; D0:	Clear V LXI MVI INX MOV CPI JNZ JMP	ideo scr H,VID M,OBFH H A,H (VID+10 D0 D2	een 24) SHR 8	
3D12 22CD3D 3D15 2ACD3D 3D18 CD803E 3D18 1A 3D1C F680 3D1E 32CF3D	D1: D2: D3:	SHLD LHLD CALL LDAX ORI STA	CURS CURS CHECK D 80H OLD		
3D213ACF3D3D24A93D25123D2606103D28CDBB3D3D2BC23A3D3D2E3ACF3D3D31123D3206203D34CDBB3D3D37CA213D	; D4:	Flash c LDA XRA STAX MVI CALL JNZ LDA STAX MVI CALL JZ	OLD C D B,10H WAIT D5 OLD D B,20H WAIT D4	;Exit if keyboard typed	
3D3A 3ACF3D 3D3D 12 3D3E CDD03D 3D41 FE42 3D43 CA743D 3D46 FE57 3D48 CA7A3D	D5: `	LDA STAX CALL CPI JZ CPI JZ	OLD D CI 'B' BLK 'W' WHT	;Get ASCII character ;Black? ;White?	

3D4BFE533D4DCA803D3D50FE473D52CA863D3D552C3D56FE523D58CA123D3D5B2D3D5DFE4C3D5FCA123D3D622C3D63243D64FE553D66CA123D3D69253D6BFE443D6DCA123D3D70243D71C3153D		CPI JZ CPI JZ R PI JZ R CPI JZ R CPI JZ R CPI JZ R CPI JZ R CPI JZ R CPI JZ CPI JZ CPI JZ R CPI JZ CPI JZ CPI JZ R C PI JZ R C R C PI JZ R C R C PI JZ R C R C PI JZ R C R C PI JZ R C R JZ R C R S C R C R S C R D C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S C R S S S S	'S' SAVE 'G' GET L 'R' Dl L L L L H 'L' Dl H H H J Dl H H J Dl H H J DL H J DL H J DL J J J J J J J J J J J J J J J J J	<pre>;Save command? ;Get command? ;Move right? ;Move left? ;Move up? ;Move down?</pre>
3D74 CD903E 3D77 C3153D	BLK:	CALL JMP	BLACK D2	
3D7A CD853E 3D7D C3153D	WHT:	CALL JMP	WHITE D2	
3D80 CD903D 3D83 C38A3D	SAVE:	CALL JMP	NUM SG	
3D86 CD903D 3D89 EB	GET:	CALL XCHG	NUM	
3D8A CDAA3D 3D8D C3153D	SG:	CALL JMP	MOVE D2	
3D90 CDD03D 3D93 D630 3D95 FA903D 3D98 FE0A 3D9A F2903D 3D9D 67 3D9E 2E00 3DA0 29 3DA1 29 3DA1 29 3DA2 110004 3DA5 19 3DA6 1100E0 3DA9 C9	; ; NUM:	Get a 1 0 & 9 CALL SUI JM CPI JP MOV MVI DAD DAD LXI DAD LXI RET	CI '0' NUM 10 NUM H,A L,O H H D,STORE D D,VID	

3DAA 0604 3DAC 1A 3DAD E6BF 3DAF 77 3DB0 13 3DB1 2C 3DB2 C2AC3D 3DB5 24 3DB6 05 3DB7 C2AC3D 3DBA C9	; MOVE: MV1:	Move a k MVI LDAX ANI MOV INX INR JNZ INR DCR JNZ RET	Dlock of B,4 D OBFH M,A D L MV1 H B MV1	memory
3DBB C5 3DBC CDDC3D 3DBF B7 3DC0 C2CB3D 3DC3 0D 3DC4 C2BC3D 3DC7 05 3DC8 C2BC3D 3DC8 C2BC3D 3DC8 C1 3DCC C9	; WAIT: Wl: W2:	Check ke PUSH CALL ORA JNZ DCR JNZ DCR JNZ POP RET	eyboard 8 B CSTS A W2 C W1 B W1 B W1 B	a delay
3DCD 0000 3DCF 00	CURS: OLD:	DW DB	0 0	
	;	CONSOLE	INPUT S	UBROUTINE
3DD0 DB00 3DD2 E601 3DD4 C2D03D 3DD7 DB01 3DD9 E67F 3DD8 C9	CI:	IN ANI JNZ IN ANI RET	CSTAT DAV CI CDATA 7FH	;Check status ;Is data available? ;Get character ;Strip parity
	;	CONSOLE	STATUS	SUBROUTINE
3DDC DB00 3DDE E601 3DE0 D601 3DE2 9F 3DE3 C9	CSTS:	IN ANI SUI SBB RET	CSTAT DAV 1 A	;Check status ;Is data available? ;Set flag
0400		ORG	1024	
0 400 2C00	STORE:	DS END	10240	;Space for ten ;graphics pictures ;1024 bytes each
2000				

6.5 VIDEO TEST ROUTINE

The following is a short program to display the character set plus the 64 different graphic characters available on the VBIC.

	; ; ;			gram was designed he SSM VB1C video		
	;	Written	by David	d Bruce Maerzke		
	; ; ;	unique	graphic (of the display sh characters while he ASCII characte	the lower	
	; ; ;	positio	n of the	graphics mode th dip switch, Sl, bit D7 set to a	must be	5
E000 =	VID	EQU	0E000H	;Video RAM addre	255	
0100		ORG	100H	;Starting addres	s of routi	ine
0100 2100E0 0103 3EF0 0105 06FF 0107 BC 0108 CA1001 010B 70 010C 23 010D C30701 0110 2100E0 0113 0E09 0115 3EFF 0117 114000 011A 19	LOOP1: PROG: LOOP2:	LXI MVI MVI JZ MOV INX JMP LXI MVI LXI LXI DAD	H,VID A,OFOH B,OFFH H PROG M,B H LOOP1 H,VID C,O9H A,OFFH D,40H D			
011B 0D 011C CA1C01 011F 77 0120 23 0121 23 0122 3D 0123 1D 0124 1D 0125 CA1701 0128 C31F01 012B	STUCK: LOOP3:	DCR JZ MOV INX INX DCR DCR DCR JZ JMP END	C STUCK M, A H H A E E LOOP2 LOOP3			

6.6 MEMORY TEST ROUTINE

The following memory test program performs a rotating bit test. If memory is good, location 'GORB' will contain a 00H. If memory fails, 'GORB' will contain the pattern that failed.

Location 'LAST' will be equal to 'MEND' if memory passes without an error. If memory fails, it will be equal to the address last tested.

	; ; ; ;	Writter Modifie	-	ew Schneider colm Wright
	; ; ;	memory	to be te	the starting address of sted. Set "MEND" to the last ry to be checked.
· · · ·	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	or if a bad) with to the write of location	an error ill be se byte pat correctly on where	l stop (HALT) when complete was found. "GORB" (good or t to 00H for good memory or tern that would not read or into memory. "LAST" is the the last address tested will mory is good, then LAST=MEND.
0100 =	DEVITN	TOU	010017	Chaut of museum
E000 =	BEGIN	EQU	0100H	;Start of program
EOOO = E3FF =	START	EQU	OE000H	
LJII -	MEND	EQU	0e3ffh	;Ending address
0100 0100 2100E0 0103 11FFE3 0106 2B 0107 23 0108 3E7F 010A 07 010B 77 010C BE 010D C22001 0110 B7 0111 FA0A01 0114 7B 0115 BD 0116 C20701 0119 7A 011A BC 011B C20701	LOOP: CHECK:	ORG LXI LXI DCX INX MVI RLC MOV CMP JNZ ORA JM MOV CMP JNZ MOV CMP JNZ	BEGIN H, START D, MEND H H A, 7FH M, A M ERROR A CHECK A, E L LOOP A, D H LOOP	
011E 3E00		MVI	A,0	
0120 322701	ERROR:	STA	GORB	; If using an IMSAI front panel ; replace with CMA ; OUT OFFH
			_	;to display byte on front panel.
0123 222801		SHLD	LAST	
0126 76	·	HLT		
0127 00	GORB:	DB	0	
0128 0000	LAST:	DW	0	
012A		END		

7.0 TROUBLESHOOTING HINTS

- 1. Check for proper settings of the DIP switch.
- 2. Verify that all IC's are in the correct sockets.
- 3. Visually inspect all IC's to be sure that all leads are in the sockets. Be sure that the lead isn't under the IC or bent out from the socket.
- 4. Verify that the output voltage of each regulator is correct.
- 5. Inspect the back side of the board for solder bridges. If a trace looks suspicious, run a knife blade between the two traces.
- 6. If you have an addressing problem:
 - a. Check U42 (8131) for addresses Al0 thru Al5.
 - b. Check the inputs and outputs of address buffers U23, U35, and U40 for shorts as well as proper operation.
- 7. If you have problems with data output (consistent missing bits):
 - a. Check inputs and outputs of buffers U28, U40, and U41 for shorts as well as proper operation.
 - b. Check memory chips U24 thru U27, and U36 thru U39.
- 8. If you have a problem with horizontal sync:
 - a. Check signals on U20, U31, U32, U19, and U10.
- 9. If you have a problem with vertical sync:
 - a. Check signals on Ul2, U33, U29, and Ul7.




8.0 WARRANTY

SSM warrants its products to be free from defects in materials and/or workmanship for a period of ninety (90) days for kits and bare boards and one (1) year for factory assembled boards. In the event of malfunction or other indication of failure attributable directly to faulty workmanship and/or material, then, upon return of the product (postage paid) to SSM at 2190 Paragon Drive, San Jose, California 95131, "Attention: Warranty Claims Department", SSM will, at its option, repair or replace the defective part or parts to restore said product to proper operating condition. All such repairs and/or replacements shall be rendered by SSM without charge for parts or labor when the product is returned within the specified period of the date of purchase. This warranty applies only to the original purchaser.

This warranty will not cover the failure of SSM products which at the discretion of SSM shall have resulted from accident, abuse, negligence, alteration, or misapplication of the product. While every effort has been made to provide clear and accurate technical information on the application of SSM products, SSM assumes no liability in any events which may arise from the use of said technical information.

This warranty is in lieu of all other warranties, expressed or implied, including warranties of mercantability and fitness for use. In no event will SSM be liable for incidental and consequential damages arising from or in any way connected with the use of its products. Some states do not allow the exclusion or limitation of incidental or consequential damages, so the above limitation or exclusion may not apply to you.

IMPORTANT: Proof of purchase is necessary for products returned for repair under warranty. Before returning any product, please call our Customer Service Department for a return authorization number. .



,

tin series Antonio Antonio Antonio Antonio Antonio Antonio

1	U17	74LS00	quad 2-input NAND gate
1	U10	74504	hex inverter
1	U21	7408	quad 2-input AND gate
1	U18	7432	quad 2-input OR gate
4	Ull,12,13,20	7474	dual D-type flip-flop
1	U 4	7486	quad 2-input exclusive-OR
2	U5 , 15	74150	1-of-16 data multiplexer
1	U19	74153	dual 4-to-1 data multiplexer
2	UG,7	74 157	quad 2-to-1 data multiplexer
1	U8	74166	8-bit shift register
4	U1 4,22,32,33	74LS193	binary up/down counter
2	U 29,3 1	74161	binary 4-bit counter
6	U23,28,34,35,40,41	743677	hex bus driver
3	U1,2,3	75451	dual positive AND driver
1	U42	8131	6-bit comparator
1	Sl	8 position DIP	switch

MEMORY PACK

1	U16	66714	Character generator
8	U24-27,36-39	211.02-2	lK x 1-bit static RAM

RESISTOR PACK

2	R21,22	15 ohm 3W	(no color code)
6	R1,2,5,6,7,8	100 ohm 1/4W 5%	(brown, black, brown)
1	R3	220 ohm 1/4W 5%	(red, red, brown)
2	R9,10	470 ohm 1/4W 5%	(yellow, violet, brown)
1	R23	1K ohm 1/4W 5%	(brown.black,red)
10	R4,11-18,24	2.7K ohm 1/4W 5%	(red,violet,red)

CAPACITOR PACK

1	C4	56 pf disc radial
1	C17	.0033 uf monolithic radial
10	C1,2,5,6,7,8,9,11,12,13	.1 uf monolithic filter capacitor
2	C3,10	10 uf 25V axial tantalum
1	C14	4.7 uf 20V axial electrolytic

DIODE PACK

1	Ql	2N3904
1	CRI	1N270

REGULATOR PACK

2	U9,30		7805 +5 volt regulators
1	Y1		12.44 MHz crystal
1	and the second second	No. I	3xl header strip
2			heatsinks
2	1. A 1. A 1. A		#6 hardware sets
1			mini-jumper

MOLEX PACK

1	Jl	2 pin molex male connector
1	J2	4 pin molex male connector
1		2 pin molex shell
1		4 pin molex shell
6		molex pins

SOCKET PACK

3	8-pin sockets
9	14-pin sockets
3	24-pin sockets

MISCELLANEOUS PACK

25

16-pin sockets


MISCELLANEOUS

1	VB1C PC board
1	VBIC Instruction Manual
1	Warranty card

VBLC MANUAL REGISTRATION FORM

In our effort to continually upgrade our documentation, we would appreciate any feedback you may have concerning this manual. Please mail your comments and suggestions to SSM Customer Service at the address below.

COMMENTS AND	CORRECTIONS	ON THE	SSM	VB1C	INSTRUCTION	MANUAL
					·····	
			<u></u>		<u></u>	
/BlC Serial Number						
Name						
Fitle						
Company Address						
Ielephone	()					
SEND TO:	SSM MICROCO 2190 Paragon San Jose, Ca Attention: (n Drive aliforn	ia 9!	5131		



	REV.	DESCRIPTION	
9 05 010	A	PRODUCTION	RELEASE
2 ⁹ 95 DIØ			
¹³ −−−−94 DI1			
41 DI 2			
25 H2 DI3			
91 DIU			
3 92 DI5			
93 DI6			
גד 43 DI7			
DIX7			
DIX 6			
DIX5			
DIX3			
DIX2			
DIX1			
DIX0			
++++5V(A)			
TTT U1-8 U12-14			
C6 C7 C13 U2-8 U13-14	,		
04-14 015-24 05-24 016-2			
U6-16 U17-1-			
U 7-16 U18-1- U 8-16 U27-16	5		
U10-14 U28-16 U11-14 U40-16			
++5∨(B)			
L T U19-16 U31-16			
- U20-14 U32-16 C12 U21-14 U33-16			
U22-16 U34-16 U23-16 U35-16			
U24-10 U36-10			
U25-10 U37-10 U26-10 U38-10			
U27-10 U39 -10			
	(C) 19	BO SSM MICROCOMP	TFR PRODINCE
		C. ALL RIGHTS RES	ERVED . I
	SCALE: N		R: 85 DRAWN BY J. A. J. HES: @ REVISED
ARE IN KOHMS E NOTED,			INTERFACE -
RS ARE IN MICRO-		5-100	DRAWING NUMBER
HERWISE NOTED.	SHEE	T:1 OF:2	1001-002

