# **Engineer-to-Engineer Note**



**Technical notes on using Analog Devices DSPs, processors and development tools** Visit our Web resources http://www.analog.com/ee-notes and http://www.analog.com/processors or e-mail processor.support@analog.com or processor.tools.support@analog.com for technical support.

# Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors

Contributed by Jagadeesh Rayala and Srinivas K

*Rev 3 – June 29, 2006* 

#### Introduction

This EE-Note explains how you use the Expert DAI plug-in of VisualDSP++® to configure the signal routing unit (SRU) in ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® processors. The Expert DAI plug-in simplifies the task of generating the C and/or assembly code that is used to program the SRU. The Expert DAI plug-in associated with this EE-Note can be used with the VisualDSP++ 3.5, 4.0 and 4.5 versions.

#### **Digital Audio Interface and SRU**

The digital audio interface (DAI) in ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® processor derivatives comprises a group of peripherals and the SRU. The peripheral's inputs and the outputs do *not* connect to the 20 external DAI pins (DAI\_P20-1) directly. Instead, the SRU establishes these connections, based on a set of configuration registers. This feature allows you to interconnect the peripherals to suit a wide variety of systems. It also allows ADSP-2126x, ADSP-2136x and ADSP-2137x processors to include an arbitrary number and variety of peripherals while retaining high levels of compatibility without increasing pin count.

The SRU contains six groups of registers (named A through F). Each group routes a unique set of signals with a specific purpose. For example, group A routes clock signals, group B routes frame sync signals, and group C routes serial data signals. Together, the SRU's six groups include all of the DAI peripherals' inputs and outputs, additional signals from the core, and all the connections to the DAI pins. For additional information on the DAI and SRU, refer to the processor's *Hardware Reference Manual* [1] [2] and [3].

Programming the SRU requires an in-depth understanding of the SRU registers, bit field positions corresponding to different destination signals in all the registers, the number of bits allocated for each bit field in all the registers, and the values that correspond to different source signals in all of the registers. VisualDSP++ includes a macro for programming the SRU registers. This macro requires that you have background knowledge about all of the SRU signals and registers. The Expert DAI plug-in, however, provides an easy method of generating the code necessary to configure the SRU registers. The Expert DAI tool's graphical user interface allows you to generate the code without having to worry about the internal details.

Note that in addition to SRU and DAI, the ADSP-21367, ADSP-21368, ADSP-21369, ADSP-21371 and ADSP-21375 SHARC® processors have a secondary signal routing unit (SRU2) and 14 pins, which are

Copyright 2004 - 2006, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers' products or for any infringements of patents or rights of others which may result from Analog Devices assistance. All trademarks and logos are property of their respective holders. Information furnished by Analog Devices applications and development tools engineers is believed to be accurate and reliable, however no responsibility is assumed by Analog Devices regarding technical accuracy and topicality of the content provided in Analog Devices Engineer-to-Engineer Notes.



available on the digital peripheral interface (DPI). SRU2 is used to map different peripheral signals to the DPI pins. The Expert DAI plug-in can also be used to generate the C and/or assembly code that is used to program the SRU2.

#### **Installing Expert DAI**

To install the Expert DAI plug-in in the VisualDSP++ environment:

1. Extract the file AdvancedExpertDAI.dll from the associated ZIP file (EE243v03.zip) and place it in the VisualDSP++ system directory. If VisualDSP++ 4.0 is installed on your C drive, copy the attached file into the following directory:

C:\Program Files\Analog Devices\VisualDSP 4.0\System

2. Register the AdvancedExpertDAI.dll file by typing the following command line:

```
regsvr32.exe AdvancedExpertDAI.dll
```

Note: Run regsvr32.exe from the ...\System directory, not from the root directory

RU Rout	ing	EXPE	RT SRU COD	E GENERAT	OR FOR ADS	P-21261			
<sup>2</sup> in 1	Pin 2	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	Pin 9	Pin 10
<sup>2</sup> in 11 <sup>P</sup> rocesso	Pin 12	Pin 13	Pin 14	Pin 15	Pin 16	Pin 17	Pin 18	Pin 19 Configuration	Pin 20
	1261	Source PCG_CL PCG_C PCG_CC PCG_PC PCG_PC PCG_PC SPORT SPORT	LKA LKB SA SB 0_CLK 0_FS	PCI SPI SPI SPI SPI DA	tination G_EXTB G_EXTB DRT0_CLK DRT1_CLK DRT2_CLK DRT3_CLK L_PIN1 L_PIN2 0 Invert	Ext Misc A4		Delete	
gend :	rate Code		Save Configu	Invert Pin 1		Ext Misc A5		Delete	

Figure 1. Expert DAI Window

Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors (EE-243) Page 2 of 8



The Expert DAI tool now appears in the Settings => Preferences => Plugins menu. You can access Expert DAI from the Tools => Plugins menu. Figure 1 shows the default state of the Expert DAI window.

#### Using Expert DAI

To generate code:

- 1. In Processor, select the processor for which you want to generate code.
- 2. Under User Inputs, configure connections between the source and destination signals by selecting the signals from the respective Source and Destination list boxes and clicking Add.

When you select a signal in the Source box, the signals that appear in the Destination box are updated with valid destinations that correspond to the selected source signal. If you try to route two source signals to the same destination signal, the Expert DAI tool will signal an error. Similarly, the tool will generate an error if you select a DAI pin as a source of one connection and try to select the same DAI pin as a destination in a subsequent connection (and vice versa).

As you add connections, the System Configuration box and the SRU routing diagram update appropriately.

- 3. Select the appropriate check boxes to invert various signals (logic level of DAI pin 19, DAI pin 20, Ext Misc A4, and Ext Misc A5).
- 4. Select the appropriate check boxes and click Generate Code to generate the C and/or assembly code.

If the processor type is changed after you have added the connections, data in the SRU routing diagram and in the System Configuration is cleared automatically. At the same time, the signals that appear in the Source and Destination boxes are refreshed and updated for the selected processor.

To remove a connection, select the connection in the System Configuration box and click Delete. The SRU routing diagram refreshes automatically, and the System Configuration box is updated.

The Expert DAI plug-in also provides these features:

- Save Configuration: Saves the information about the selected processor, the added connections, and the state of each check box. Clicking Save Configuration stores the information in an output file with a .CFG extension.
- Load Configuration: Loads a saved configuration (.CFG file). Clicking Load Configuration prompts you to select a .CFG file. After selecting the .CFG file, the Expert DAI window refreshes, presenting the contents in the .CFG file. At this point, you can add/delete/modify the connections per your new design and then create the code to configure the SRU.

Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors (EE-243) Page 3 of 8



### **Code Generation**

This section use examples to describe the code-generation process. Figure 2 demonstrates the generation of assembly code for configuring the SRU in ADSP-21262 processors.

		<b>P</b> 0	<b>D</b> : 1	D' 5	<b>P</b> . 6	D' 7		<b>P</b> 0	R. 10
<sup>p</sup> in 1 <b>sport0_cli</b>	Pin 2 k sport0_fs	Pin 3 sport0_da	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	Pin 9	Pin 10
	Pin 12	Pin 13	Pin 14	Pin 15	Pin 16	Pin 17	Pin 18	Pin 19	Pin 20
Processor		User Inpu	uts				System	Configuration	
ADSP-212	262	Source		Des	tination		DAL PI	N1> SPOI	
ADSP-21: ADSP-21		DAI_PIN	43	SP	DRTO_DA		DAI PI	N2> SPOI	RTO FS
ADSP-21	266	DAI_PI		PC	G_EXTA	~	DAI_PI	N3> SPOI	HIU_DA
ADSP-21: ADSP-21:		DAI_PII DAI_PII	N2 NR	PC SP	G_EXTB ORTO_CLK				
Code Ge		DAI PI	N4	SP SP	ORTO_FS	_			
000	de	DAI_PII DAI_PII	N6	SP	ORTO_DA ORTO_DB				
Asse	mbly	DAI_PI	N7	SP SP	ORT1_CLK	×			1.00
Genera	ate Code	A		Invert Pin 2	100 C 100	Ext Misc A4 Ext Misc A5		Delete	
		G	ave Configu	ration I	oad Configura	tion			

Figure 2. Generating Assembly Code for Configuring the SRU in ADSP-21262 Processors

Code is generated to perform the following connections:

- DAI pin 1 (DAI\_PIN1) is configured as an input to provide the clock for SPORT0.
- DAI pin 2 (DAI\_PIN2) is configured as an input to provide the frame sync for SPORTO.
- DAI pin 3 (DAI\_PIN3) is configured as an input to provide the data for SPORT0 DA.

The SRU routing diagram is also updated to reflect the added connections. The assembly code generated for this configuration is shown in Listing 1 of the Appendix. Figure 3 demonstrates the generation of C code for configuring the SRU and SRU2 in ADSP-21367 processors. Code is generated to perform the following connections:

Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors (EE-243) Page 4 of 8



- DAI pin 1 (DAI\_PIN1) is configured as an input to provide the clock for SPORT0 and SPORT1.
- DAI pin 2 (DAI\_PIN2) is configured as an input to provide the frame sync for SPORT0 and SPORT1.
- DAI pin 3 (DAI\_PIN3) is configured as an input to provide the data for SPORT0 DA.
- SPORT1 DA provides the data for DAI pin 4 (DAI\_PIN4), which is configured as an output.
- DPI pin 14 (DPI\_PIN14) is configured as an input to provide the signal for FLAG 4.
- TIMER 0 provides the signal for DPI pin 8 (DPI\_PIN8), which is configured as an output.

RU Routi	ng								
Pin 1	Pin 2	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	Pin 9	Pin 10
click her	e click here	sport0_da	sport1_da						
							timer0		
			flag4						
Pin 11	Pin 12	Pin 13	Pin 14	Pin 15	Pin 16	Pin 17	Pin 18	Pin 19	Pin 20
Processo	14. J.	User Input						Configuration	
ADSP-21	367	Source		Des	tination		DALER	N1> SPOR	TTO CLK
ADSP-21 ADSP-21		TIMERO		DP	I_PIN8		DAI_PI	N1> SPOF	RT1_CLK
ADSP-21	366	TIMERO			I_PIN2	~	DALPI	N2> SPOF N2> SPOF	RT1 FS
ADSP-21 ADSP-21		TIMER1 TIMER2			I_PIN3 I_PIN4		DAI_PII	N3> SPOF 1 DA> D/	RTO_DA
Code Ge	and the second se	FLAG4		DF	I_PIN5		DPI_PII	N14> FLA	GĀ
		FLAG5 FLAG6		DP	I_PIN6		TIMERI	)> DPI_PI	N8
Asse		FLAG7			I_PIN8	~			
-		Add		Invert Pin 2	0 Inver	t Ext Misc A4	1	Delete	
Gener	ate Code			Invert Pin 1	A11	t Ext Misc A5		Delete	
				-	Concerning of the				
end :		Sa	ive Configurat	ion L	oad Configura	ation			

Figure 3. Generating C Code for Configuring the SRU and SRU2 in ADSP-21367 Processors

The SRU routing diagram is also updated to reflect the connections. The C code generated for this configuration is shown in Listing 2 of the Appendix.

Unlike the example in Figure 2, the DAI pins configured in Figure 3 demonstrate the signals for multiple destination signals. DAI pin 1 provides the clock for SPORT0 and SPORT1. Similarly, DAI pin 2 provides the frame sync for SPORT0 and SPORT1. When a single DAI pin feeds multiple destination signals, the destination signals connected to the DAI pin do *not* appear in the SRU routing diagram. You will be prompted to click for any DAI pin that provides the signal to multiple destination signals. After

Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors (EE-243) Page 5 of 8



clicking a particular DAI pin, a small window appears (Figure 4), displaying all of the destination signals connected to that DAI pin. For example, clicking on DAI pin 2 causes the following window to pop up, identifying the destination signals as SPORTO\_FS and SPORT1\_FS.

in 1	Pin 2	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	Pin 9	Pin 10
lick here	click here	sport0_da	sport1_da				1.11.0		
							timer0		
			flag4						
in 11	Pin 12	Pin 13	Pin 1			1	<b>N</b> in 18	Pin 19	Pin 20
rocessor	-	User Inputs	DE	STINATION	S = SPORTO	FS , SPORT1 F	Custom	Configuration	
ADSP-213 ADSP-213	20 A	Source					DAI_PI	N1> SPOF N1> SPOF	
ADSP-213 ADSP-213	65	TIMERO		1	ОК	]	DAI_PII	N2> SPOF N2> SPOF N2> SPOF	RTO_FS
ADSP-213 ADSP-213	67	TIMER1 TIMER2		DP	PIN4		DAI_PII	N3> SPOF `1_DA> D/	RTO_DA
Code Gen		FLAG4 FLAG5		DP	PIN5 PIN6		DPI_PI	N14> FLA 0> DPI PI	G4
C Cod		FLAG6		DP	PIN7	~	(IMED)	0 ·····> DFI_FI	190
		-			14. AV	Ext Misc 44		(D.1.)	
General	e Code	Add		Invert Pin 1		Ext Misc A5		Delete	
		FLAG6 FLAG7		Invert Pin 2	PINS 0 🔲 Invert	Ext Misc A4 Ext Misc A5		Delete	

Figure 4. Checking the (Destination) Signals Routed to DAI Pin 2

Once the C/assembly code is generated, you must add this file to your project. For C code, the main function must call the function InitSRU(). For assembly code, the main program must call the subroutine InitSRU.

Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors (EE-243) Page 6 of 8



### Appendix

#### configdai.asm

```
#include <sru.h>
#include <def21262.h>
// This function will setup the SRU Registers
.section /pm seg pmco ;
.global InitSRU ;
InitSRU :
   // Enable pull-up resistors on unused DAI pins
   r0 = 0xfff8;
   dm(DAI PIN PULLUP) = r0;
   //Generating Code for connecting : DAI PIN1 to SPORTO CLK
   SRU (LOW, PBEN01_I);
   SRU (DAI_PB01_O, SPORT0_CLK_I);
   //Generating Code for connecting : DAI PIN2 to SPORTO FS
   SRU (LOW, PBEN02 I);
   SRU (DAI PB02 O, SPORTO FS I);
   //Generating Code for connecting : DAI PIN3 to SPORTO DA
   SRU (LOW, PBEN03 I);
   SRU (DAI PB03 O, SPORTO DA I);
   // Return back from the subroutine
   rts;
```

Listing 1. configdai.asm

#### configdai.c

```
#include <sru.h>
#include <sru.h>
#include <def21367.h>
// This function will setup the SRU Registers
void InitSRU()
{
    // Enable pull-up resistors on unused DAI pins
    * (volatile int *)DAI_PIN_PULLUP = 0xffff0;
    // Enable pull-up resistors on unused DPI pins
    * (volatile int *)DPI_PIN_PULLUP = 0x1f7f;
    //Generating Code for connecting : SPORT1_DA to DAI_PIN4
    SRU (HIGH, PBEN04_I);
    SRU (SPORT1_DA_O, DAI_PB04_I);
    //Generating Code for connecting : DAI_PIN1 to SPORT0_CLK
    SRU (LOW, PBEN01_I);
    SRU (DAI_PB01_O, SPORT0_CLK_I);
```

Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors (EE-243) Page 7 of 8



```
//Generating Code for connecting : DAI_PIN1 to SPORT1 CLK
SRU (LOW, PBEN01 I);
SRU (DAI PB01 O, SPORT1 CLK I);
//Generating Code for connecting : DAI PIN2 to SPORTO FS
SRU (LOW, PBEN02 I);
SRU (DAI PB02 O, SPORTO FS I);
//Generating Code for connecting : DAI PIN2 to SPORT1 FS
SRU (LOW, PBEN02 I);
SRU (DAI PB02 O, SPORT1 FS I);
//Generating Code for connecting : DAI PIN3 to SPORTO DA
SRU (LOW, PBEN03_I);
SRU (DAI PB03 O, SPORTO DA I);
//Generating Code for connecting : DPI PIN14 to FLAG4
SRU (LOW, DPI PBEN14 I);
SRU (DPI PB14 O, FLAG4 I);
//Generating Code for connecting : TIMER0 to DPI PIN8
SRU (HIGH, DPI PBEN08 I);
SRU (TIMERO O, DPI PB08 I);
```

Listing 2. configdai.c

#### References

}

- [1] ADSP-2126x SHARC DSP Peripherals Manual. Rev 3.0, December 2005. Analog Devices, Inc.
- [2] ADSP-2136x SHARC Processor Hardware Reference for the ADSP-21362/3/4/5/6 Processors. Rev 1.0, October 2005. Analog Devices, Inc.
- [3] ADSP-2136x SHARC Processor Hardware Reference for the ADSP-21367/8/9 Processors. Rev 0.3, May 2006. Analog Devices Inc.
- [4] Configuring the Signal Routing Unit of ADSP-2126x SHARC DSPs (EE-232). Rev 1. February 2004. Analog Devices, Inc.

#### **Document History**

Revision	Description
Rev 3 – June 29, 2006 by Jeyanthi Jegadeesan	Updated the application note and the ExpertDAI plugin to include support for the ADSP-21369, ADSP-21371 and ADSP-21375 processors
Rev 2 – June 01, 2005 by R. Jagadeesh	Updated the application note and the ExpertDAI plugin to include support for the complete series of ADSP-2136x processors
Rev 1 – October 11, 2004 by R. Jagadeesh	Initial Release

Using the Expert DAI for ADSP-2126x, ADSP-2136x and ADSP-2137x SHARC® Processors (EE-243) Page 8 of 8