

GPL133A Confirmation Sheet

V1.2 11/24/2005

Customer								Da	ate						
Project title								C	ode No.						
Project desc	rintion								Jue NO.						
Floject desc	nption														
Working volt	tage				(2-batte (3-batte	• •			PU Freq OSC Fre	-					MHz MHz
LCD Matrix		CC	M:	S	EG:		Bias:		V _{LCD} :	•	V				
32768Hz OS0	С		('TAL		nused ((2Hz, 4	Hz, ⁻	Timer I	base not	availa	able)				
Components	5		GPLD1	12	GPLD	80	GPLD8	301 🗌	GPLD8	02					
		÷		Re	elease	code f	ile (fill	"00H"	for unu	ised a	rea)				
Binary filena								Bina	ry file cł	neck s	sum:				
ROM Size: 2										Ch	eck				
Zero Page R			-]	eck				
Data RAM Si				00~\$F	FF						eck				
LCD RAM Siz		0~\$F	FF							Ch	eck				
LCD start add	_			,	, end ad				•						
Stack: start a Interrupt vector			FFF	,	end ad	aress:			<u> </u> .	□ Ch	eck				
Low voltage				ena	ble	disable	e 2	2.6V	enab		disabl	е			
							I	optio]	-			
Low voltage	reset	2	2.3V	Ena	able 🗆	Disab		οριιο							
Watchdog		nable		Disab			-								
-															
If watchdog is		-				-									
(A). Watchdog					d from	the EV	board.								
(B). Watchdog	g port r	nust k	be clea	red.				Ch	eck						
							Input /	Outp	ut						
Port0 (check	ed by	" √ " o	or "×")						Port1 (check	ed by	" √ " 0	r "≭")		
	b0	b1	b2	b3	b4	b5	b6	b7	b0	b1	b2	b3	b4	b5	b6 b7
Input															
Output															
Port2 (check	b0			b3	b4	b5	b6	b7	-						
Input	00		02	00	54	55	00	07							
Output									-						
Port3 (check	ed by	" √ " o	or "≭")												
	b0	b1	b2	b3	b4	b5	b6	b7							not be I/O.
Input									If Eldrv	0 and	Eldrv	1 are s	selecte	d, b3 a	nd b4 canno
Output	1								bo I/O						
				Eldnu	Eldn/1	Τv	1	Dv	be I/O.						
				Eldrv0	Eldrv1	Тx		Rx	be I/O.						
				Eldrv0	Eldrv1										
Program mus	t be ter	sted b				На	ardware	e /Soft	ware						
Program mus If Frosc > 7M			y EPR	OM or	n EMU	Ha board a		e /Soft	ware						Check
If Frosc > 7M	Hz, Po	t18 b	y EPR 3 must	OM or t be se	n EMU et to "1".	Ha board a	and pig	e /Soft gybacl	ware <.	1. Otr	nerwise	e. the c	data of		
If Frosc > 7M When system driver will be i	Hz, Po powe random	rt18 b rs on, Ily gei	y EPR 3 must LCD nerated	OM or t be se contro d.	n EMU et to "1" I port a	Ha board a ind but	and pig ffer mu	e /Soft gybacl st be i	ware «. nitialized	I. Oth	nerwise	e, the c	data of	LCD]
If Frosc > 7M When system driver will be i DC-DC charg	Hz, Po n powe random le pump	t18 b rs on, ily gei o freq	y EPR 3 must LCD nerated uency	OM or t be se contro d. must b	n EMU It to "1" I port a	Ha board a Ind but	and pig ffer mus e of 80k	e /Soft gybacl st be i	ware nitialized						Check Check
If Frosc > 7M When system driver will be i DC-DC charg When UART	Hz, Po n powe random le pump is appli	t18 b rs on, ily gei o frequed, a	y EPR 3 must LCD nerated uency Il config	OM or t be se contro d. must b	n EMU It to "1" I port a	Ha board a Ind but	and pig ffer mus e of 80k	e /Soft gybacl st be i	ware nitialized						Check
If Frosc > 7M When system driver will be i DC-DC charg When UART reset operatio	Hz, Po n powe random le pump is appli on (\$19	t18 b rs on, ily gei o frequed, a	y EPR 3 must LCD nerated uency Il config	OM or t be se contro d. must b	n EMU It to "1" I port a	Ha board a Ind but	and pig ffer mus e of 80k	e /Soft gybacl st be i	ware nitialized						Check Check
If Frosc > 7M When system driver will be i DC-DC charg When UART	Hz, Po n powe random e pump is applion (\$19 dure	t18 b rs on, lly gei o freq ed, a .5=1).	y EPR 3 must LCD nerated uency II config	OM or t be se contro d. must b guratic	n EMU et to "1". I port a poe in the pons in \$	Ha board a Ind but e range 19 mu	and pig ifer mus e of 80k st be se	Soft gyback st be i (~ 100 et up a	ware nitialized DKHz. Igain and	d \$19.	5 mus	t be se	t to "0"	' after	Check Check
If Frosc > 7M When system driver will be to DC-DC charg When UART reset operation Sleep procest Make sure the suppose fram	Hz, Po n powe random le pump is appli on (\$19 dure e FP in	t18 b rs on, ily gei o frequ ed, a .5=1). terrup	y EPR 3 must LCD nerated uency Il config t is col	OM or t be se contro d. must b guratic mplete	n EMU it to "1". I port a pe in the ons in \$	Ha board a ind but e range i19 mu	and pig ifer mus e of 80k st be se PU mus	e /Soft gybacl st be i (~ 100 et up a st ente	ware nitialized DKHz. Igain and r sleep n	d \$19. node v	5 mus vithin	t be se	t to "0" me-tim	' after le (e.g.	Check Check
If Frosc > 7M When system driver will be to DC-DC charg When UART reset operation Sleep proceed Make sure the	Hz, Poi n powe random le pump is appli is appli on (\$19 dure e FP in ne rate	t18 b rs on, ily gei o frequed, a .5=1). terrup is 60	y EPR 3 must LCD nerated uency II config t is col DHz; C	OM or t be se contro d. must b guratic guratic PU mi	n EMU et to "1". I port a pe in the pons in \$ ed and to ust ente	Ha board a ind but e range 19 mu then Cl er slee	ifer music e of 80k st be se PU music p mode	e /Soft gybacl st be i (~ 100 et up a st ente	ware nitialized DKHz. Igain and r sleep n	d \$19. node v	5 mus vithin	t be se	t to "0" me-tim	' after le (e.g.	Check Check



GPL133A Confirmation Sheet

Generalplus		V	1.2 11/24/2005					
		2 in P_Port04H MUST be set to "0 0 0" ve bits may result in current leakage during	Check					
sleep mode. For rest conditions, the CPS0, CPS1, and CPS2 in P_Port04H CANNOT be set to "0 0 0" respectively.								
Before entering sleep mode	, 24VEN (\$18.5) cannot be set t	to "1" (enabled). To enable 24VEN (\$18.5)), it ⊡Check					
should be set immediately at								
In tone mode, DACL0 and D	ACL1 (\$12.3 and \$12.4) must b	e set as "00".	Check					
	Test P	rogram						
The following test program a data must not be in these R0	area and test program vectors	are reserved for GENERALPLUS. The us	er's program or					
Test Program Area	CPU view: \$C000 ~ \$C7FF ROM area: \$4000 ~ \$47FF		Check					
Test Program Vector	CPU view: \$FFF2 ~ \$FFF7		Check					
	General program	nming checklist						
The general programming cl		general characteristics about GENERALPL	US devices. It is					
the customer's responsibility	to check all the information in t	he list. No responsibility is assumed by GE	NERALPLUS for					
any non-checked box even	this confirmation sheet has been	en approved by GENERALPLUS. Make s	ure the following					
conditions are met and verifi	ed:							
CPU stack pointer must be r	eset after system power-on and	wake-up.	Check					
PU stack pointer must be reset after system power-on and wake-up. Il RAM must be initialized after power on.								
imer content must be initialized before timer interrupt is enabled.								
Do not enable interrupt befor	re initializing RAM.		Check					
The instructions of "SEI" and "CLI" must be removed from the IRQ and NMI service routines.								
Sleep port must be cleared and re-initialized before entering sleep mode.								
The used RAM not over the stack reserved area.								
Correct RAM/ROM size and	start addresses.		Check					
No current drain on I/O in sleep mode.								
No I/O remains floating in sle								
Non-used I/O ports should b	e masked off (for input process)		Check					
Example (suppose PortA [7:	4] are invalid):							
LDA PortA ; read I/O port /	A Data							
AND #0FH ; mask off high	nibble							
Switch tone mode on as follo)WS		Check					
Step1. Select tone mode.								
Step2. Setting volume.								
If step2 is performed prior to	step1, the volume is unknown.							
	Documor	nt version						
	Bocumer							
Programming guide title and								
User's guide title and version	User's guide title and version:							
Other documents (if any):								
	Development too	ol / board version						
EV board version:								
EV chip version:								
Piggyback / demo board ver	sion:							
Software / Hardware tools ve	ersion:							
Custo	mer note	GENERALPLUS note						
Namo (print):		Name (print):						
Name (print):	Tel:	Name (print): Tel:						
Signature:		Signature:						

Note: Please send/fax this form to GENERALPLUS. GENERALPLUS will return it back with signature.