

UMM AL-QURA UNIVERSITY Department of Electrical Engineering

DIGITAL ELECTRONICS

(802412-4)

Laboratory Manual

Prepared By

Dr. Mohammed Jameel Alawi

Table of Contents

1.	Introduction	3
2.	Laboratory Safety	3
3.	How to write a Lab Report	5
4.	Experiment # 1: Diode-Resistor Logic (DRL)	7
5.	Experiment # 2: The BJT Inverter(RTL)	10
6.	Experiment # 3: Diode-Transistor Logic(DTL)	13
7.	Experiment # 4: Modified DTL NAND Gates	15
8.	Experiment # 5: Transistor-Transistor Logic (TTL)	20
9.	Experiment # 6: TTL Design Project	23
10.	Experiment # 7: Resistor-Loaded NMOS Inverter	25
11.	Experiment # 8: CMOS Inverter	28
12.	Experiment # 9: Emitter-Coupled Logic (ECL)	30
13.	Experiment # 10: ECL Design Project	33
14.	Experiment # 11: NMOS Inverter with saturated Enhancement Load	36

Page

1. INTRODUCTION

The objective of this lab is to make the students experimentally familiar with the operation of various digital circuits and logic families such as DL, BJT inverter, DTL, TTL ECL and NMOS. Also, the student will be able to analyze them experimentally. In most of the experiments, the emphasis will be on how to obtain the voltage-transfer characteristic and critical voltages for the digital circuits.

References:

T. A. DeMassa and Z. Ciccone,"Digital Integrated Circuit," John Wiley & Sons, 1996.

Lab Instructions:

1-	Preparation:	Students should read, prepare, and understand the experiment before coming to lab.
2-	Discipline:	- Attendance on time in lab as scheduled is important.
		- Each group in the lab is responsible for their bench condition (arrangement, cleaning, etc.) after finishing the experiment.
3-	Reports:	- The student is requested to submit a written formal report of the experiment in the next session.
		- Any assignments of all experiments such as theoretical or simulated solution are the student responsibility.

Note:

Through some lab assignments, you will be asked to simulate the experiment in specified steps using Spice analysis, available *Electronic Work Bench 5*. If possible you may get assistance to learn how to use it.

2. LABORATORY SAFETY

- Safety in the electrical engineering laboratory, as everywhere else, is a matter of the knowledge of potential hazards, following safety regulations and precautions, and common sense.
- Observing safety precautions is important due to pronounced hazards in any electrical engineering laboratory.
- All the UQU Electrical Engineering Students, Teaching Assistants, Lab Engineers, and Lab technicians are required to be familiar with the *LABORATORY SAFETY GUIDELINES FOR THE UQU ELECTRICAL ENGINEERING UNDERGRADUATE LAB AREAS* published on the department web-page.
- Practice electrical safety at all times while constructing, analyzing and troubleshooting circuitry.

- Do not accompany any drinks or water with you inside the Lab.
- If you observed an electrical hazard in the lab area NOTIFY THE INSTRUCTOR/LAB

ASSISTANT IMMEDIATELY!

- Acquaint yourself with the location of the following safety items within the lab:
 - a. Fire extinguisher
 - b. First aid kit
 - c. Fire-exit
 - d. Emergency Telephone Numbers

Department/Person	Telephone
Fire-Department Emergency	998
Dean College of Engineering &	025291155 / 1177
Islamic Architecture / Secretary	02328113371177
EE Department Chair / Secretary	1205 / 1203
Dean of Students' Affairs:	025561916
UQU University Service /Security	025563478 & 025562524 / x 6828 / x 6027
UQU Medical Clinic/ Emergency/	0.25590052/x5659/x5600
Reception	025389955/ X5058/ X5099

LABORATORY SAFETY REVIEW QUESTIONS:

- 1. YES or NO: Have you read the Laboratory Safety Guidelines for the UQU Electrical Engineering Undergraduate Lab Areas?
- 2. What should you do if an emergency situation occurs in the laboratory?
- 3. In the event of a *fire, police, or medical emergency* do you know the *emergency telephone number*? Write it down.
- 4. *TRUE OR FALSE*: There is *an increased risk of electric shock* if you enter the lab area *bare feet*.
- 5. **TRUE OR FALSE**: There is **no increased risk of electric shock** and the **equipment** is not **affected in any way** if **food and drinks** are **allowed** in the lab area.
- 6. *TRUE OR FALSE*: The students may be allowed to work alone in any lab area without the supervision of Teaching Assistant (TA) or Course Professor.

7. Fill in the blanks:

- *a.* Voltages above _____ Vrms AC are dangerous.
- *b.* Voltages above _____ DC are dangerous.
- 8. *TRUE OR FALSE:* In the event of *fire emergency* use *elevator* to evacuate faster.

3. HOW TO WRITE A LAB REPORT

A lab report for each experiment is to be submitted by each member (student) of a team one week after the lab session is completed. The lab report must be type written in the MSWord (Times-Roman 12 font) format and it must contain the following:

- 1. Cover page containing:
 - Digital Electronics Lab: 802312-4
 - Experiment #_____
 - Experiment Title:
 - Group #: _____
 - Your Name: ______ & I.D. #: _____
- 2. **Objectives**: Not copied from the lab manual
- 3. Specifications of Equipment Used:
- 4. Block Diagram or Circuit Diagram should be included
- 5. Formulae / Design if any, is to be given.
- 6. **Procedure**: Steps you did in the lab. It is not copied from the lab manual
- 7. **Result or Analysis**: Compare the Pre-lab results with those obtained in the experiment. Summary of what you discovered. (attach the pre-lab with the lab report)
- 8. **Answers to Questions:** Answer to observation questions in the lab experiment, lab review questions and lab safety review questions at the end of the experiment in a written form (MSWord document)
- 9. **Conclusion:** The conclusions based on the experiment and other observations must be clearly discussed in the laboratory report.
- 10. **Remarks or Comments:** You may write your comments regarding your experience of each lab experiment.

(The laboratory report will be graded for content and written English

802412-4-DIGITAL ELECTRONICS

EXPERIMENT # 1: DIODE-RESISTOR LOGIC (DRL)

OBJECTIVES:

- I. To study the AND & OR gates Constructed by using the Diode Logic (DL).
- II. To construct a wired-logic OR gate and verify its operation.

EQUIPMENTS:

Power supply, digital multimeter, diodes (1N4007) and resistors.

BACKGROUND:

In the first part of this experiment positive-logic AND, OR gates will be constructed using diode logic. That is, logic 0 state will be requested as LOW, while logic 1 state will correspond to HIGH.



To explain the concept of wired-logic, consider the Boolean function F(w,x,y,z) = w+x+y+z, implemented by two-input OR gates as shown in Figure 1 (a). Considering that each OR gate is constructed by using diode logic, as in part I of this experiment, it can be shown that the OR gate 3 is redundant, and the outputs of OR gates 1 and 2 can be directly wired together, as shown in Figure 1 (b), without affecting the implementation of the above function F. This is known as wired-logic.

PROCEDURE:

PART I: Positive-Logic AND Gate:

1- Construct the circuit as show in Figure 2.



Figure 2 : Positive Logic AND Gate.

2- Measure the output voltage V_0 for the four different combinations of input voltages V_1 and V_2 , as given in Table I.

Tuble 1. Input Sulput Voluges for the DL THAD gate								
V_1 (Volts)	V_2 (Volts)	V_O (Volts)						
0	0							
0	5							
5	0							
5	5							

Table I: Input/Output voltages for the DL AND gate

Positive-Logic OR Gate:

1- Construct the circuit as show in Figure 3.



Figure 3 : Positive Logic OR Gate.

2- Measure the output voltage V_0 for the four different combinations of input voltages V_1 and V_2 , as given in Table II.

V_1 (Volts)	V_2 (Volts)	V_O (Volts)
0	0	
0	5	
5	0	
5	5	

Table II: Input/Output voltages for the DL OR gate.

PART II:

Wired Logic

1- Construct the circuit as show in Figure 4.



Figure 4 : Wired-Logic OR Gate.

2- Measure the output voltage V_O for different values input voltages and fill Table III with the measured values.

		U	U	
V_1 (Volts)	V_2 (Volts)	V_3 (Volts)	V_4 (Volts)	V_O (Volts)
0	0	0	0	
0	0	0	5	
0	0	5	0	
0	5	0	0	
5	0	0	0	
5	0	5	0	
5	5	5	5	

Instructor's Signature

DISCUSSION:

- 1- On the basis of your results obtained in Table I, show that the circuit of Figure 2 behaves as AND gate for positive logic, but it will function as an OR gate for negative logic. Similarly, show that the results of Table II indicate the circuit of Figure 3 behaves as an OR gate for positive logic and as an AND for negative logic.
- 2- Explain why the measured values of output voltage in Table I and II are different from those obtained by using "ideal" diodes.
- 3- Using your results in Table I and II, calculate the power dissipation in the AND & OR gates implemented in circuits of Figure 2 and 3, respectively. Explain your procedure.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

Solve the following exercises on separate sheets of paper and submit your solution before the start of the lab experiment.

- 1- Verify theoretically that circuit of Figure 4 is in fact a 4-input OR gate.
- 2- Draw a wired-logic AND gate to implement the function:

F(w, x, y, z) = w.x.y.z

EXPERIMENT # 2: THE BJT INVERTER (RTL)

OBJECTIVES:

- (i) To draw the transfer characteristics of the BJT inverter and to determine its noise margins.
- (ii) To observe and to determine (approximately) the propagation delay times.

EQUIPMENT:

Power supply, function generator, oscilloscope, digital multimeter, potentiometer, resistors and BJT transistor (BCY 58 or BC 550).

BACKGROUND:

A BJT inverter is a simple CE switch as shown in Figure 1 (a). When the input voltage V_i is LOW, the output voltage is V_O is HIGH and *vice-versa*. Its voltage transfer characteristics are such as shown in Figure 1 (b). The noise margins *NM* can be determined from the transfer characteristics as follows:

$$NM_H = V_{OH} - V_{IH}$$
, (Volts) $NM_L = V_{IL} - V_{OL}$, (Volts)

The higher noise margins, the higher are the immunity of the logic gate to unwanted signals (noise). A noise of amplitude less than NM will not alter the logic state of the gate.



Figure 1 : The BJT inverter and its transfer characteristics

The propagation delay t_p is the difference between the times for which the input and output voltages are at their 50% values. The propagation delay time t_{pLH} is the delay time when the output changes from LOW to HIGH. Similarly, the propagation delay time t_{pHL} is the time when the output changes from HIGH to LOW. The smaller the delay time, the faster is the operation of the logic gate.

PROCEDURE:

1- Construct the circuit as show in Figure 2, using BCY58 transistor, 100 k Ω potentiometer, and two resistors. Adjust the dc supply to 5 volts.



Figure 2 : Circuit Diagram.

- 2- Increase the input voltage V_i from 0 to 5 volts in small steps and for each step record the output voltage V_o in Table I for the following values of V_i .
- 3- Using the results obtained in step 2 above, plot the voltage transfer characteristics (V_o versus V_i). From these characteristics determine the noise margins by completing the entries in Table II. Also, identify the uncertainty region on the plot.
- 4- Remove the potentiometer from the circuit of Figure 2, and connect a function generator at the input of the inverter (V_i) . Adjust the function generator to get a triangular waveform of 6V (Peak-to-Peak) at 60 H_Z. Observer V_i on channel 1 and V_O on channel 2 of the oscilloscope. Plot these waveforms on a graph paper with proper scales.
- 5- Set the oscilloscope to X-Y mode and plot the transfer characteristics as displayed on the oscilloscope.
- 6- Adjust the function generator to get a square waveform of 6V (Peak to Peak) at 20 KH_Z. Plot the displayed input and output waveforms on the graph paper.
- 7- Using the waveforms obtained in step 6, determine the propagation delay times, t_{pHL} and $t_{\rm pLH}$, as accurately as possible.

rable 1. Output voltage versus the input voltage.									
V_i (V)	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9
$V_O(\mathbf{V})$									
V_i (V)	1.0	1.2	1.4	1.6	1.8	2.0	3.0	4.0	5.0
$V_O(\mathbf{V})$									

Table I: Output voltage versus the input voltage

Table II: Determination of the noise margins.								
$V_{\rm OH}$ (V) $V_{\rm IH}$ (V) $NM_{\rm H}$ (V) $V_{\rm IL}$ (V) $V_{\rm OL}$ (V) $NM_{\rm L}$ (V)								

Instructor's Signature:

Date:

DISCUSSION:

- 1- Give your detailed comments about the results obtained in this experiment.
- 2- Are the noise margins of this inverter appropriate for general-purpose applications?
- 3- Which delay time is greater than the other, and why?
- 4- How you improve the switching speed of this inverter? Explain in detail.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.1
- 2. Simulate circuit of Fig. 1, using PSPICE.

EXPERIMENT # 3: DIODE-TRANSISTOR LOGIC (DTL)

OBJECTIVES:

To understand the function of a simplified DTL NAND gate.

EQUIPMENTS:

Power supply, digital multimeter, resistors, transistor (BCY 58 or BC 550), diodes (1N4007).

BACKGROUND:

The simplified DTL NAND gate constructed in this experiment is basically developed from the diode logic AND gate and the BJT inverter.

PROCEDURE:

1- Construct the circuit as shown in Figure 1.



Figure 1 : Simplified DTL NAND gate.

- 2- Apply different input voltages as given in Table I and measure the output voltage V_{0} .
- 3- Replace diode D_2 with a short-circuit and once again measure the output voltage for each combination of the input voltages as given in Table I.

V_A (Volts)	V_B (Volts)	V_O (Volts) (with D ₂)	V_O (Volts) (without D ₂)
0	0		
0	5		
5	0		
5	5		

Table I: DTL NAND gate results

Instructor's Signature:

Date:

DISCUSSION:

- 1- Explain the operation of the circuit shown in Figure 1.
- 2- When do you really need to put diode D_2 in the circuit?
- 3- From your results obtained in Table I, verify that the circuit functions as a NAND gate.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.1
- 2. Simulate circuit of Fig. 1, using PSPICE.

EXPERIMENT # 4: MODIFIED DTL NAND GATES

OBJECTIVES:

- I. To investigate the operation of the circuit and to calculate its noise margins.
- II. Determine the fanout of the circuit and compare it with the theoretical values.

EQUIPMENT:

Power supply digital multimeter, potentiometer (100 k Ω), transistors (BC550), diodes (1N4007), and resistors.

BACKGROUND:

In Experiment 3, a simple DTL NAND gate was studied. That circuit is modified be replacing the diode D_1 with a transistor T_1 so that there is an increase in the base current of the output transistor without a corresponding increase in the current load imposed by each additional gate. Thus, the fanout of the gate is considerably increased. This circuit is shown in Figure 1.

PROCEDURES:

1- Construct the circuit as shown in Figure 1. Adjust the dc supply to 5 volts.



Figure 1 : Modified DTL NAND gate .

- 2- Measure the output voltage for each set of input voltages as given in Table I.
- 3- Set V_B to 5 volts (Logic '1').

V_A (Volts)	V_B (Volts)	V_O (Volts)
0	0	
0	5	
5	0	
5	5	

Table I: Input/Output Relationship

4- **Connect** the 100 k Ω potentiometer to input V_A as shown in the Figure 2. Increase the input voltage V_A form 0 to 5 volts in small steps and for each step record the output voltage V_O in Table II.

Note: You may need to record some additional readings around the cut-in voltage.



Figure 2 : Circuit for input V_A trough potentiometer.

V_A (V)	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0
$V_O(\mathbf{V})$										
V_A (V)	1.2	1.4	1.6	1.8	2.0	2.2	2.6	3.0	4.0	5.0
$V_O(\mathbf{V})$										

Table II: Output voltage V_O versus input voltage V_A for V_B set to logic '1'

5- Using the results obtained in step 4 above, **plot** the voltage transfer characteristics (V_O versus V_A). From these characteristics **determine** the noise margins by completing the entries in Table III.

Table III: Determination	of the noise margin	ns for the Modified	DTL gate.
	•		0

V_{OH} (V)	V_{IH} (V)	NM_H (V)	V_{IL} (V)	V_{OL} (V)	NM_L (V)

6- **Remove** the potentiometer from the circuit of figure 2. Connect V_A to ground logic'0' through an ammeter. Measure the current passing through diode D_A .

 $I_{DA} =$ _____

7- Disconnect the ammeter, and connect V_A to V_{CC} logic '1'. Measure the voltage at point P, shown in Figure 2.

 $V_P =$ _____

8- Keeping V_A at logic level '1', measure voltages across resistors R_1 , R_2 , R_b and R_C .



9- **Disconnect** the circuit form the supply. **Remove** the resistor *R*₁, *R*₂, *Rb* and *R_c*. And **measure** their actual values.

$R_I = $	$R_2 = $
$R_b = $	$R_C =$

Instructor's Signature:

Date:

DISCUSSION:

- 1- **Describe** the effect of the value chosen for resistor R_b . How the circuit will perform if: *i*) R_b is very large,
 - *ii)* R_b is very small.
- 2- **Can** R_1 have a value higher than R_2 ? Explain.
- 3- Why this circuit is better than the simplified DTL gate studied in experiment3.
- 4- **Compare** the measured value of I_{DA} in step 6 of the procedure with its theoretical value. Show all the steps.
- 5- Using the measured values of voltages across resistors R_1 , R_2 , R_b and R_{c_2} and their resistances, **calculate** the currents flowing through these resistors when V_A and V_B were both at logic '1'. Shown that T_1 is in active mode, while transistor T_2 is in saturation. (You may determine the approximate value of h_{FE} (= β) of transistor T_1 from measured and calculated data available to you.)
- 6- Using the currents as determined in step 5 above and the value of I_{DA} measured in step 6 of the procedure, **determine** the fanout of this gate.
- 7- Assuming $\sigma = 0.1$ (for deep saturation), calculate the fanout N of this gate using the following formula,

$$N = \frac{0.7 \,\sigma \,h_{\rm FE}}{\rho + (1 - \rho)/(1 + h_{\rm FE})} - 0.6 \,R \times 10^{-3}$$

- 8- **Compare** the experimentally determined fanout value of step 6 with the theoretically calculated value of step 7. Explain the difference, if any.
- 9- For V_A and V_B both set logic '1', determine the power dissipated in the gate using the measured values.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.1
- 2. Simulate circuit of Fig. 1, using PSPICE.

EXPERIMENT # 5: TRANSISTOR-TRANSISTOR LOGIC (TTL)

OBJECTIVE:

To study a TTL NAND gate by using a circuit made form discrete components as well as by using an integrated circuit TTL NAND gate.

EQUIPMENT:

Power supply, oscilloscope, digital multimeter, potentiometer (100 k Ω), transistors (BC550), diodes (1N4007), and resistors.

BACKGROUND:

TTL gates are among the most popular logic families, and a variety of gates are available in this family. The major limitation of the TTL gates are among the most popular logic families, and a variety DTL NAND gate studied in Experiment 3 is its speed of operation, which is overcome in the TTL NAND gate studied in this experiment. The input transistor for a TTL NAND gate is a multi-emitter transistor. For this experiment, a "multi-emitter" transistor can be made by using two transistors connected as shown in figure 1.



Figure 1 : Forming a " multi-emitter " transistor.

PROCEDURE:

- 1- Construct the circuit as shown in Figure 2. Adjust the dc supply to 5 volts.
- 3- **Connect** a load resistor R_L of 1 k Ω at the output terminals. For different values of input voltages, **measure** the voltage V_{CE} for each transistor and record it in Table I. Note that the output voltage $V_O = V_{CE}$.
- 4- 3- **Remove** the load resistor.
- 5- 4- With $V_A = 0$ V, set V_B to 5 volts (logic '1'). Measure V_{Rb} .

 $V_{Rb} =$ _____



Figure 2 : TTL NAND gate using discrete components

	5											
V_A	V _B	V_{CE1}	V_{CE2}	V _{CE3}	V_{CE4}	V_O						
0	0											
0	5											
5	0											
5	5											

Table I: Measurements of transistors collector-emitter voltages (all in volt).

5- Set $V_A = V_B = 5$ Volts. Measure V_{Rb} , V_{RC4} and V_{Re} .



6- Keep V_B as 5 V (logic '1'). Connect the 100 k Ω potentiometer to provide a variable input V_A . Increase the input voltage V_A form 0 to 5 volts in small steps and for each step record the output voltage V_O in Table II.

Note: You may need to record additional readings around the cut-in voltage.

V_A (V)	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	
$V_O(\mathbf{V})$										
V_A (V)	1.0	1.2	1.4	1.6	1.8	2.0	3.0	4.0	5.0	
$V_O(\mathbf{V})$										

Table II: Output voltage V_O versus the input voltage V_A , for V_B set to logic '1'

7- Using the results obtained in step 6 above, **plot** the voltage transfer characteristics (V_O versus V_A). From these characteristics **determine** the noise margins by completing the entries in Table III.

	Table III. Determination of the noise margins for the TTE WAND gate.									
V	ОН	(V)	V_{IH} (V)	NM_H (V)	V_{IL} (V)	V_{OL} (V)	NM_L (V)			

Table III: Determination of the noise margins for the TTL NAND gate.

- 8- **Remove** the potentiometer. **Keeping** input V_B as HIGH, apply a square wave of 10Vp-p (100H_Z) at input V_A . **Observe** the output voltage V_O on the oscilloscope and **plot** both input and output voltages on a graph paper. **Repeat** this with capacitive loads of 0.47µF and 4.7µF.
- 9- **Disconnect** the circuit and **measure** the resistance of the entire resistor. **Record** their values.
- 10- Using a single gate of the TTL 7400 chip (Quadruple 2-input NAND gates), as shown in Figure 3, repeat step 6 and 7.



Figure 3 : TTL Chip 7400

Instructor's Signature:

Date:

DISCUSSION:

- 1- On the basis of measured voltages in Table I, **determine** the mode of operation of each transistor for various combinations of input voltages.
- 2- Using the voltages measured in step 4 and step 5, and the measured values of resistors, **calculate** various currents to determine the fanout of the gate. Mention any assumptions you need to make.
- 3- **Comment** on the results obtained in step 8 above.
- 4- **How** the output waveforms will look different form those obtained in step 8, if the active pull-up in the circuit was replaced by a passive pull-resistor. Explain.
- 5- **Comment** on the transfer characteristics of the 7400 gate as determined in step 10 above.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.2
- 2. Simulate circuit of Fig. 2, using PSPICE.

EXPERIMENT # 6: TTL DESIGN PROJECT

OBJECTIVES:

To design and test a TTL NOR gate by using a circuit made from discrete components.

EQUIPMENTS:

Power supply, function generator, oscilloscope, digital multimeter, diodes (1N4007), transistors (BC550), potentiometer (100 k Ω), and resistors.

PROCEDURE

1- Construct the circuit as shown in Figure 1. Adjust the dc supply to 5 volts.



Figure 1 : TTL NOR.

- 2- For different values of input voltages, measure the output voltage V_O for circuit and record it in Table I.
- 3- Set $V_B = 0$ (logic '0'). Connect the 100 k Ω potentiometer V_A form 0 to 5 volts in small steps & for each step record the output voltage V_O in Table II.

V_A (Volts)	V_B (Volts)	V_O (Volts)
0	0	
0	5	
5	0	
5	5	

Table I: Input/Output voltages.

		1	0 0		1	0 11	В	υ	
V_A (V)	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9
$V_O(\mathbf{V})$									
V_A (V)	1.0	1.2	1.4	1.6	1.8	2.0	3.0	4.0	5.0
$V_O(\mathbf{V})$									

Table II: Output voltage V_O versus the input voltage V_A for V_B set to logic '0'

4- Using results obtained in step 3 above, **plot** the voltage transfer characteristics (V_O versus V_A). **Determine** the noise margins by completing Table III.

	Table	e III: I	Determin	ation of 1	the noise	e mar	gins for	the T	ΓL NOR	gate.	
-	(\mathbf{V})	V	(ΛD)	MM	(ΛD)	V	(\mathbf{V})	V	(ΛD)	NIM	(1

V_{OH} (V)	V_{IH} (V)	NM_H (V)	V_{IL} (V)	V_{OL} (V)	NM_L (V)

- 5- **Remove** the potentiometer and **use** two-function generators, one for V_A & other one for V_B . **Apply** a square-wave of 10 Vp-p (1kHz) at V_A and a square-wave of 10 Vp-p (2kHz) at input V_B .
- 6- **Observe** the output V_O and **plot** both inputs voltages & the output voltage on a graph paper.

Instructor's Signature:

DISCUSSION:

- 1- **Theoretically**, **calculate** the output voltage for different states of inputs and **plot** the voltagetransfer characteristics. **Compare** it with the experimental results.
- 2- Repeat steps 5 & 6, using SPICE analysis (such as Electronic-Work-Bench 5 or Orcad 9).
- 3- Plot the voltage-transfer characteristics using the SPICE analysis.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

Solve the following exercises on separate sheets of paper and submit your solution before the start of the lab experiment.

- 1. Analyze the circuit of Fig.1
- 2. Simulate circuit of Fig. 1, using PSPICE.

Date:

EXPERIMENT # 7: RESISTOR-LOADED NMOS INVERTER

OBJECTIVES:

- I. To determine the values of parameters 'k' and ' V_T ' of the given NMOS and plot its output characteristics.
- II. To plot the voltage transfer characteristics of the NMOS inverter with resistive load and determine the noise margins.

EQUIPMENT:

Power supply, digital multimeter, potentiometer, N-MOSFET (BS170) and resistors.

BACKGROUND:

The current I_D for NMOS is given as,

1- Ohmic (Linear) Region: $(V_{DS} \le V_{GS} - V_T)$

 $I_D = k [2 (V_{GS} - V_T) V_{DS} - V_{DS}^2]$

2 – Saturation Region: $(V_{DS} \ge V_{GS} - V_T)$

 $I_D = k \left[\left(V_{GS} - V_T \right)^2 \right]$

Once the values of parameters k and V_T are known, the output characteristics of NMOS can be plotted. (You may use a computer program for plotting)

PROCEDURE:

- 1- Connect the circuit as shown in the Figure 1. Note that for this connections $V_{DS} = V_{GS}$ and the NMOS will be in the saturation mode.
- 2- For different values of the variable resistor R_V measure V_{DS} and I_D . Record these values in Table I.



Figure 1 : Circuit for determining NMOS parameter.

Table I: Measured values of drain current and drain-to-source voltage.

- **3- Plot** $\sqrt{I_D}$ versus V_{GS} (= V_{DS}).
- 4- Find V_T form the intersection of the resulting straight line and V_{GS} axis. The equation of this straight line is,

$$\sqrt{I_D} = \sqrt{k} \left[(V_{GS} - V_T) \right]$$

- 5- From the slope of the straight line obtained in step 3, determine value of *k*.
- 6- Plot the output characteristics I_D versus V_{DS} using the data in Table I. Identify the ohmic and saturation region.
- 7- **Connect** the circuit as shown in Figure 2. Use $R_D = 10 \text{ k}\Omega$.



Figure 2 : NMOS inverter with resistive load (Determination of Transfer Characteristics)

- 8- For different values of V_i measure the output voltage V_o . Record your data in Table II. You should take more readings when $V_T - 0.5 \le V_i \le V_T + 1$.
- 9- Using the data in Table II, plot the transfer characteristics. Compare the noise margins.
- 10- Change R_D to 47 k Ω and repeat steps 8 & 9. Record your data in Table III.

	Table II. Data for voltage transfer characteristics $(R_D = 10 \text{ Ks}2)$										
$V_i(\mathbf{V})$											
$V_O(\mathbf{V})$											
$V_i(\mathbf{V})$											
$V_O(\mathbf{V})$											

Table II: Data fo	r voltage transfer	characteristics	$(R_D = 1)$	10 kΩ)
-------------------	--------------------	-----------------	-------------	--------

$V_i(\mathbf{V})$					
$V_O(\mathbf{V})$					
$V_i(\mathbf{V})$					
$V_O(\mathbf{V})$					

Table III: Data for voltage transfer characteristics ($R_D = 47 \text{ k}\Omega$)

Instructor's Signature:

Date:

DISCUSSION:

- 1- **Prove** that the NMOS, as show in Figure 1, is in saturation mode.
- 2- Comment on the effect of different values of R_D .
- 3- Mention one advantage and one disadvantage of using higher value of R_D in the inverter circuit.
- 4- Why resistors are preferably replaced by MOSFETs in integrated circuits?
- 5- What have you learned after this experiment?

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.2.
- 2. Simulate circuit of Fig. 2, using PSPICE.

EE 412 – DIGITAL ELECTRONICS

EXPERIMENT # 8 : CMOS INVERTER

OBJECTIVES:

To plot the voltage transfer characteristics of the CMOS inverter and determine the noise margins. Calculating the power dissipation.

EQUIPMENTS:

Power supply, digital multimeter, potentiometer, and CMOS (CD4007).

BACKGROUND:

CMOS is currently the most popular digital circuit technology. CMOS logic circuits are available as standard SSI and MSI packages for use in conventional digital system design. CMOS is also used in general-purpose VLSI circuits such as memory and microprocessors.

The CMOS Inverter is shown in figure 1. It consists of an N-channel MOSFET and a Pchannel MOSFET. The input is applied to the two gates. The substrate of each transistor is connected to the source, and therefore no body effect for both transistors. When V_i is high, Q_N is ON and Q_P is OFF. The output is low and $V_{OL} \approx 0$ (typically less than 10mV). If Vi is low, Q_N is OFF and Q_P is ON. The output is high with $V_{OH} \approx V_{DD}$ (typically less than 10mV below V_{DD}). Since the inverter current as zero in each case; the static power dissipation is zero (typically a fraction of μw).

The voltage transfer characteristic has a linear part is an infinite slop. This part is obtained when both transistors are saturated. Therefore, this inverter approximates the ideal inverter.

PROCEDURE:

- 1- Connect the circuit shown in Figure 1. Set the supply to 5V.
- 2- For different values of V_i in range of 0 to 5V, **measure** the output voltage V_o and current from supply I_{DD} . **Record** your data in Table I. **Take** more readings around the point of maximum conducting for I_{DD} .
- 3- Plot the voltage-transfer characteristics, and determine the values of noise margins.
- 4- Plot the power dissipation against the input voltage. (Hint: use the measured supply current I_{DD} times the supply voltage V_{DD}).



Figure 1: CMOS inverter and IC Chip (CD4007).

$V_i(V)$	0	0.2	0.5	0.8	1.0	1.2	1.4	1.6	1.8	2.0	2.1	2.2	2.3	2.4	2.5
$V_o(V)$															
I_{DD} (mA)															
$V_i(V)$	2.6	2.7	2.8	2.9	3.0	3.1	3.2	3.4	3.6	3.8	4.0	4.2	4.5	4.8	5.0
$\frac{V_i(V)}{V_o(V)}$	2.6	2.7	2.8	2.9	3.0	3.1	3.2	3.4	3.6	3.8	4.0	4.2	4.5	4.8	5.0

Table I: Input / Output voltages and supply current measured for the CMOS inverter.

Instructor's Signature:

Date:

DISCUSSION:

- 1- Compare the VTC of this inverter versus that of the NMOS inverters with saturated enhancement load as used in Experiment 10.
- 2- At which input and output voltage the power dissipation is maximum?
- 3- From your results, do you think that this CMOS Inverter is a *Symmetric CMOS Inverter* or not? **Prove** it.
- 4- On the VTC plot and the power dissipation plot, mention the mode of operation of each transistor (Q_P and Q_N).

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.1.
- 2. Simulate circuit of Fig. 1, using PSPICE.

EXPERIMENT # 9: EMITTER-COUPLED LOGIC (ECL)

OBJECTIVE:

To demonstrate the operation of a simplified version of the ECL gate made by using discrete components.

EQUIPMENTS:

Power supply, digital multimeter, potentiometer (100 k Ω), diodes (1N4007), transistors (BC550), and resistors.

BACKGROUND:

The first part of this experiment deals with the reference voltage used in the ECL circuit. The experimentally measured value will be compared with the theoretically calculated value. In the second part, a two-input ECL gate will be made excluding the emitter-follower output stages.

PROCEDURE:

- 1- Construct the circuit as shown in figure 1. Adjust the potentiometer to get -5V at V_{EE} .
- 2- Measure the reference voltage V_R .

 $V_R =$

- 3- Construct the simplified ECL gate excluding the output stages as shown in Figure 2.
- 4- Let V(1) = -0.75 V and V(0) = -1.75 V. For different combinations of voltages, measure the two output voltages and record their values in Table I. Also, measure the voltage at point *E* in the circuit shown in Figure 2.

		U	0	
V_A (Volts)	V_B (Volts)	V_{OI} (Volts)	V_{O2} (Volts)	V_E (Volts)
- 1.75	- 1.75			
- 1.75	- 0.75			
- 0.75	- 1.75			
- 0.75	- 0.75			

Table I: Measurements of voltages for the ECL gate



Figure 1 : Circuit for obtaining reference voltage.



Figure 2 : Simplified ECL gate.

		1	0 01			0	2	0	
V_A (V)	0.0	- 0.2	- 0.3	- 0.4	- 0.5	- 0.6	- 0.7	- 0.8	- 0.9
$V_{02}(V)$									
V_A (V)	- 1.0	- 1.1	- 1.2	- 1.3	- 1.4	- 1.5	- 1.6	- 1.8	- 2.0
$V_{02}(V)$									

Table II : Output voltage V_{O2} versus the input voltage V_A for V_B set to logic '0'

6- Using the results obtained in step 4 above, **plot** the voltage transfer characteristics (V_{O2} versus V_A). From these characteristics **determine** the noise margins by completing the entries in Table III.

Table III: Determination of the noise margins for the ECL gate.								
V_{OH} (V)	V_{IH} (V)	NM_H (V)	V_{IL} (V)	V_{OL} (V)	NM_L (V)			

- 7- Disconnect the circuit and measure the resistances of all the resistors used in the
 - experiment. Record their values.

Instructor's Signature:

Date:

DISCUSSION:

- 1- **Compare** the experimentally obtained value of reference voltage V_R with the theoretically calculated value. Explain the difference between the two values.
- 2- On the basis of measured voltages in Table I, **identify which** output is for OR operation and which output is for NOR operation .
- 3- Using the measured voltages in Table I, **determine** the mode of operation of each transistor for various combinations of input voltages. **Compare** your results with theoretically expected modes of operation for these transistors.
- 4- Why the two levels of output voltage are not the same as the logic '0' and logic '1' voltages used in the experiment. Explain

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.2
- 2. Simulate circuit of Fig. 2, using PSPICE.

EXPERIMENT # 10: ECL DESIGN PROJECT

OBJECTIVES:

Design and test ECL AND gate, by using a circuit made from discrete components.

EQUIPMENTS:

Function generator, power supply, digital multimeter, transistor (BC 550), diodes (1N4007), potentiometer (100 k Ω), and resistor.

SPECIFICATIONS:

- Logic swing: 800mV
- Power supply (V_{EE}) : 5.2 V
- Propagation delay: < 100nS (fanout=1)

PROCEDURE:

1- Construct the circuit as shown in Figure 1. Adjust the potentiometer to get -5.2V of $-V_{EE}$. Measure the reference voltage V_{BB} .

 $V_{BB} =$

2- Let V(1) = -0.75 V and V(0) = -1.75 V. for different combinations of input voltages, measure output V_{OUT} . And record it in Table I.

V_A (Volts)	V_B (Volts)	V_{OUT} (Volts)					
- 1.75	- 1.75						
- 1.75	- 0.75						
- 0.75	- 1.75						
- 0.75	- 0.75						

Table I: Measurements of voltages.

3- Set $V_B = V(1) = -0.75$ V. Using a potentiometer vary V_A from 2 V to -2 V in small steps. Measure V_{OUT} at each step and record it in Table II.

1 au	Table II. Output voltage v <i>OUT</i> versus the input voltage v <i>A</i> for v <i>B</i> set to logic 1									
V_A (V)	0.0	- 0.2	- 0.3	- 0.4	- 0.5	- 0.6	- 0.7	- 0.8	- 0.9	
$V_{02}(V)$										
V_A (V)	- 1.0	- 1.1	- 1.2	- 1.3	- 1.4	- 1.5	- 1.6	- 1.8	- 2.0	
$V_{02}(V)$										

Table II: Output voltage V_{OUT} versus the input voltage V_A for V_B set to logic '1'

4- Using these results obtained, plot voltage transfer characteristics (V_{OUT} versus V_A), and determine the noise margins by completing Table III.



Figure 1 : ECL AND Gate

Table III: Determination of the noise margins for the ECL gate.

V_{OH} (V)	V_{IH} (V)	NM_H (V)	V_{IL} (V)	V_{OL} (V)	NM_L (V)

- 5- Remove the potentiometer, and use two function generators for V_A and V_B . Apply a square-wave of 1 Vp-p (1kH_Z) with DC value -1 V at V_A and a square-wave of 1 Vp-p (2kH_Z) with DC value -1 V at V_B .
- 6- Observe the output V_{OUT} and plot both inputs & output waveforms on a graph paper.

Instructor's Signature:

Date:

DISCUSSION:

- 1- Analyze the circuit theoretically. Obtain the output for different values of input and find the voltage-transfer characteristics. Compare it with the experimental results.
- 2- Repeat steps 5 & 6, using SPICE analysis (such as Electronic-Work-Bench 5 or Orcad 9).
- 3- Find the voltage-transfer characteristics using the SPICE analysis.
- 4- Comment on experimental results, theoretical results and SPICE results.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.1
- 2. Simulate circuit of Fig. 1, using PSPICE.

EXPERIMENT # 11: NMOS INVERTER WITH SATURATED ENHANCEMENT LOAD

OBJECTIVES:

To plot voltage transfer characteristics of the NMOS inverter with saturated enhancement load and determine the noise margins.

EQUIPMENTS:

Power supply, digital multimeter, potentiometer, and N-MOSFET (BS170).

BACKGROUND:

In Experiment 9, the characteristics of the NMOS transistor (BS170) were determined. Using these characteristics, the noise margins of NMOS inverter with saturated enhancements load, as shown in Figure 1, can be determined theoretically. These theoretical values can be compared with experimental results obtained from this experiment.

PROCEDURE:

1- Connect the circuit as shown in Figure 1. Set the supply voltage to 5V.



Figure 1: NMOS inverter with saturated enhancement load.

- 2- For different values of the input voltage V_i in the range of 0 to 5 V, **measure** the output voltage V_0 . **Record** your data in Table I. Take more readings near the point where there is a sharp change in the output voltage.
- 4- Plot the voltage-transfer characteristics, and determine the values of noise margins.

$V_i(\mathbf{V})$					
$V_O(\mathbf{V})$					
$V_i(\mathbf{V})$					
$V_O(\mathbf{V})$					

Table I: Input / Output voltages measured for the NMOS inverter.

Instructor's Signature:

Date:

DISCUSSION:

- 1- **Compare** the experimentally determined values of the noise margins with the theoretically determined values.
- 2- Compare the VTCs of the NMOS inverters of experiment 9 and 10.
- 3- **Draw** the circuit of an NMOS inverter using the enhancement type transistor as the driver and the depletion type as the load.

PRE-LAB:

The following pre-lab must be completed and submitted before the start of this experiment. The pre-lab shall be graded and is part of your lab grades.

- 1. Analyze the circuit of Fig.1
- 2. Simulate circuit of Fig. 1, using PSPICE.