



What's New in the Latest QorIQ 28nm 64-bit Processors including T1, T2, T4 Families? EUF-NET-T1279

Eric Bost
Senior Field Application Engineer



November 2013


Freescale, the Freescale logo, AllWin, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Wire, the Energy Efficient Solutions logo, iMote, iMote2GT, PGG, PowerQUICC, Processor Expert, QorIQ, QorIQv, SafeAssure, the SafeAssure logo, StarCore, Symphony and Vybrid are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. AirBot, BeeBee, BeeStack, Coherent, Flexio, LayerScope, MagiK, M6C, Platform in a Package, QorIQ Converge, QUICC Engine, Ready Plug, SMARTMOS, Tower, TurboLink, Vybrid and Vybrid are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.




T Series at a Glance- Comparison

	T1	T2	T4/B4
Cores	2 to 4 cores e5500 32b/64b up to 1.4 GHz	e6500 32b/64b Dual-thread up to 1.8 GHz	e6500 32b/64b Dual-thread up to 1.8 GHz
AltiVec	-	✓	✓
MMU / HW Tablewalk	-	✓	✓
DDR	DDR3L/DDR4	DDR3/DDR3L	DDR3/DDR3L
Integrated Layer2 Switch	✓	-	-
DPAA	Enhanced	Enhanced	Enhanced
Power Mgmt	✓	Enhanced	Enhanced

QorIQ Qonverge B4860/B4420



e6500 Core Cluster



64-bit Power Architecture®

Up to 2.0 GHz operation

Dual thread per core
SMT – Simultaneous Multi-Threading,
provides effective parallel execution

L2 in cluster of 4 cores

- 2 MB 16-way, 4 banks
- Supports L2 memory sharing and allocation to core or thread

AltiVec SIMD unit (128b)

- 8,16,32-bit signed/unsigned integer
- 32-bit floating-point
 - 192 GFLOP
- 8,16,32-bit Boolean

MMU

- 64-entry TLB variable Pages (4KB to 1TB)
- 1024-entry 4K Pages
- HW Tablewalk and LRAT


Power management enhancements (Clock & power gating)

AltiVec – References and SW enablement

Available from www.freescale.com:

- AltiVec™ Technology Programming Environments Manual
(Ref. guide for assembler programmers)
- AltiVec Technology Programming Interface Manual
(Ref. guide for high-level programmers)
- AltiVec enabled libc library (LIBMOTOVEC.ZIP)
(memcpy, memmove, memcmp, memchr, bcopy, bzero, strlen, strcmp, strcpy, strncpy, checksum)
- AltiVec code samples
(FIR, FFT, math subroutines, pixel conversion ...)
- Mentor® Embedded Performance Library for Freescale's AltiVec


QorIQ Multicore T-series 28 nm - T1



T1040 / T1042 / T1020 / T1022:

- two or four e5500 32/64b cores with private L1/L2 caches
- with or without 8-port L2-Switch

T1/T2 - one of the Industry's Most Scalable, Pin-Compatible Communications Processor Family




QorIQ P-series to T-series Main DPAA Enhancements

- **FMan**
 - Virtual Storage Profiles: Buffer allocation based on classification (per-flow buffers virtualization)
 - Ingress Multicast support (frame replication)
 - more IP offload acceleration for Fragmentation & Reassembly, IP-Sec, header manipulation
 - support of enhanced Ethernet modes:
 - Data Center Bridging PFC & ETS
 - IEEE802.3az Energy Efficient Ethernet
 - IEEE802.3bf Time sync
- **QMan**
 - more SW-Portals (2x per Thread + 2) for User+kernel direct access
 - Egress hierarchical shaping/scheduling (CEETM)
 - “Cascaded Power Mgmt” support (load-aware)
- **RMan (new Vs P4080) T2/T4**
 - SRIO & DPAA direct interaction (classification & queueing)
- **SEC 5.0**
 - more performance, more algorithms & protocols
- **DCE (new Vs P4/P3/P5) T2/T4**
 - Data Compression Engine

Traffic Management


TM purposes

- ✓ Control traffic against network usage policies/rules
- ✓ Manage congestion situations
- ✓ Provide QoS







Agenda

- Intro – 28 nm QorIQ portfolio and quick comparison
- T2/T4 key core level features
 - threading /clustering
 - AltiVec
 - MMU HW Tablewalk
- T1 integrated Layer2 Switch
- T1/T2/T4 DPAA (Data-Path) enhancements
-  • Power Management



Power Consumption - Background

- Power = Dynamic + Static



$$\text{Power} = \underbrace{\text{Capacitance} \times \text{Frequency} \times \text{Voltage}^2}_{\text{Dynamic}} + \underbrace{\text{Current}_C \times \text{Voltage}}_{\text{Static}}$$

- Dynamic power is related to the activity performed and mainly due to:
 - Charging/discharging capacitor load
 - Dynamic hazards – switching glitches
 - Short-circuit currents

Can be reduced thru **frequency adaption** and **clock gating**

- Static power is not activity related and mainly due to:
 - Drain leakage
 - Junction leakage
 - Gate leakage

Can be reduced thru **voltage adaption** and **power gating**

T-series Power Management Features

- All T-series support:
 - Disabling of unused IPs (providing complete clock gating)
 - Core clock frequency adaption controlled by SW
(thru several configurable PLLs and division factors)
 - Usual PowerPC reduced power states (Doze/Nap/Sleep)
 - Internal thermal sensor
- In addition in T2 and T4:
 - Addition of **SRPG (State Retention Power Gating)** technology to reduce Static Power in addition to Dynamic
(applies to single core, cluster, AltiVec levels)



Thank you

... Questions ?

