**Design Note:** 

HFDN-21.0 Rev.1; 04/08

## Loop Bandwidth Calculator for the MAX3670



## **1** Instructions

A Microsoft® Excel spreadsheet has been designed to aid in the setup of the loop bandwidth for the MAX3670 Reference Clock Generator. In order for the MAX3670 to operate properly, the external and internal components that determine the loop bandwidth need to be set up correctly. The spreadsheet calculates the component values needed for proper operation, as shown in Figure 1. To simplify the spreadsheet (shown in Figure 2) the input parameters are indicated in **RED**, and the output parameters are indicated in **BLACK**. The calculator (spreadsheet) can be downloaded at:

http://pdfserv.maximic.com/arpdf/AppAttachments/1hfdn210.zip

The Loop Bandwidth Setup section below gives an overview of the implemented calculations. For more detail refer to the application note <u>HFDN-13.0 Loop-Filter Configuration for the MAX3670 Low-Jitter PLL Reference Clock Generator</u>, and the MAX3670 Data Sheet located at <u>www.maxim-ic.com</u>.

## 2 Loop Bandwidth Setup

The transfer function of the MAX3670 includes calculations for a zero frequency ( $f_{ZERO}$ ), the 3dB point (K), and higher order poles ( $f_{HOP}$ ). The 3dB point of the loop bandwidth is approximated by:

$$\mathbf{K} = \frac{\mathbf{K}_{PD}\mathbf{R}_{1}\mathbf{K}_{VCO}}{2\pi(\mathbf{N}_{1}\cdot\mathbf{N}_{2})}$$

## Loop Bandwidth Calculator for the MAX3670

For stability, a zero frequency is added to the loop in the form of a resistor  $R_1$  in series with a capacitor  $C_1$ . To minimize peaking the frequency should be placed 100 times lower than K. The location of the zero is approximated as:

$$\mathbf{f}_{\text{zero}} = \frac{1}{2\pi \mathbf{R}_{1}\mathbf{C}_{1}}$$

For proper transfer roll off, higher order pole frequencies must be set. To ensure that the overall loop phase-margin is not decreased and jitter peaking is not induced, the  $f_{HOP}$  should be placed at approximately 4 times the loop bandwidth (K). The higher order poles are generally implemented with a lowpass filter consisting of  $R_3$  and  $C_3$  directly on the VCO tuning port (VC), which produces a pole at:

$$f_{HOP} = \frac{1}{2\pi R_3 C_3}$$

It may be necessary to provide filtering via a compensation capacitor  $C_2$  when using large values of  $R_1$  and  $N_1 \times N_2$  to prevent clipping in the op amp. With  $C_2$  a pole can be produced at:

$$f_{HOP} = \frac{1}{2\pi (20k\Omega)(C_2)}$$



Figure 1. Functional Diagram

🛛 🎦 Eile	e Edit <u>V</u> iew Insert Format Iools Data <u>Wi</u> ndow <u>H</u> elp	_B×
	A B C DE F G H I J K L M N	0 P 🔒
2		
3	MAX3670 LOOP BANDWIDTH CALCULATOR	
4		<u>C</u> lose Full Screen
5		
6	Loop Bandwidth (K) 10.00 kHz	
7	VCO Gain (K <sub>vcc</sub> ) 124.42 kHz/V Required inputs are indicated with RED	
8	Phase Detector Gain (K <sub>PD</sub> ) 20 VU Results are indicated with BLACK	
9	Predivider (N1) 8	
10	Gain Logic Divider (N2)	
12		
13		
14	Results Jumper Settings	
15	Higher Order Pole Frequency (free) *** 40 kHz GSEL1 GSEL2 GSEL3	
16		
17		
18		
19	Components	
20	C1 7878.735 pF RSEL VSEL	
21	R1 202.006 k 1 GND GND	
22	C3 11984.559 pF	
23	R3* 332 Q_	
24	C2** 0.000 µF	_
25	t R2 also del patrova ad 41/0 la segura of the an anna inskility ta	
20	drive large lards	
28	जारा व ग्या गुरू रवजवर.	
29	$^{\star\star}$ C_2 is only nescessary if R1 is over 500k $\Omega_{\rm c}$ . It will filter noise	
30	from the charge pump and prevent clipping in the op amp.	
31	*** The bighter and a second second end of the best filled and the second	
32	*** The higher order pole is recommended to be 4*K to reduce pole interference.	
34		
35	**** The zero frequency is recommended to be 100 time less than	
36	K to reduce peaking in the transfer response.	
37		
	Image: Second	

