## **Project Monitor Form**

<b>Project:</b> CMS FED <b>Date:</b> Thursday 20-December-2001		PMF nun Sheet: 1	ıber: 02 of	2			
News and comment Feasibility Study continues							
<i>Planning:</i> John has produced a draft of the Project Speci will pass both to Rob for approval before distr meeting (provisionally on 11 <sup>th</sup> January).			1 21	•			
<i>Front End Module:</i> No progress to report on Front-End Module overview. DO effort is occupied with migrating old CADENCE designs before year's end.							
CERN has sent us the latest Opto-Receiver spec including a provisional pin out. We still have the opportunity (but only for a few weeks) to give feedback on our preferred pin out.							
James is again experiencing problems with the preferred simulation tools (ie AWB tools compatible with PCB design flow). He has been unable to attach simulation models to his own generated symbols. He has consulted other users and experts but no one seems to have a fix for these problems yet.							
<i>Firmware:</i> Ed has started to use the Virtex II 40K develop designs using Rob's laptop. The provided test does not yet work							
<i>Other Issues:</i> A concern was raised regarding the assignment project being put on the CMS project code.	nt of staff effo	ort currently	/ being used	l on another			
Actions from the previous PMF							
Action	Sta	tus	Who	Target date			
Develop draft Project Spec	Done	* ****	JC				
Develop draft schedule	In progress		JC	xx-01-02			
Pass schematic for Analogue part of Front End module to DO	Ongoing		JS/CD	17-12-01			
Check Impact Memec if Cadence Xilinx footprints/symbols exist on Xilinx Web site	Ongoing		RH	17-12-01			
Organise hand over meeting for Back End	Ongoing		RH	19-12-01			

Ongoing

Organise a Board Level Design Meeting

FPGA

20-12-01

RH

Test key aspect of Delay FPGA on	In progress	EF/RH	31-01-02
development board in Lab			

Actions outstanding and new actions					
Action		Target Date			
Approve draft Project Spec & FED prototype costings before customer meeting.	RH	10-01-02			
Develop draft schedule	JC	14-01-02			
Produce procurement list for 9U Prototype	JC	14-01-02			
Pass schematic for Analogue part of Front End module to DO	JS/CD	14-01-02			
Check Impact Memec if Cadence Xilinx footprints/symbols exist on Xilinx Web site	RH	14-01-02			
Organise hand over meeting for Back End FPGA	RH	14-01-02			
Organise a Board Level Design Meeting	RH	14-01-02			
Test key aspect of Delay FPGA on development board in Lab	EF/RH	31-01-02			

## **Project Monitor Form- milestones**

Project: CMS FED PMF number: 02		ıber: 02		
	oject Manager: R. Halsall			
Da	te: Thursday 20-December-2001	Sheet: 2	of 2	
	Milestones from Project Management Plan Version: 0.1	date due in PMP	predicted date	date done
1 2 3 4 5 7 8 9 10 11 12 13	User Requirements Document Project Spec sign off Board Level Preliminary Review FE Analogue Channel Feasibility Review Board Level Feasibility Review Board Level Feasibility Review Delay FPGA Feasibility Review Front End FPGA Feasibility Review Back End FPGA Feasibility Review VME FPGA Feasibility Review Clock FPGA Feasibility Review Release Test Plan Document	04-03-02 31-01-02 31-01-02 31-01-02 28-02-02	31-01-02 28-02-02 04-03-02 31-01-02 31-01-02 31-01-02 28-02-02 28-02-02	26-09-01