

**IT-SoC Lab**

# **Introduction to SOPC Builder**



**Truong Quang Vinh**

## ❖ **Class content**

- SOPC VDP system block diagram

## ❖ **Required documents**

- SOPC Builder User Guide  
([http://www.altera.com/literature/ug/ug\\_soc\\_builder.pdf](http://www.altera.com/literature/ug/ug_soc_builder.pdf) )


## ❖ **Class time**

- 1 hours

## ❖ **Assignments**

- 10 questions

Feature	Detail	Explain
Device	Cyclone III EP3C120	
Processor	Nios II	
Video processing	<ul style="list-style-type: none"> <li>- Deblocking</li> <li>- Deinterlacing</li> <li>- Denoising</li> <li>- Scaling</li> <li>- Frame rate up-converting</li> </ul>	Perform 5 video processing functions
Interface	<ul style="list-style-type: none"> <li>- S-video input</li> <li>- DVI output</li> </ul>	SD video input Full HD video output
Bus system	<ul style="list-style-type: none"> <li>- Avalon-MM</li> <li>- Avalon-ST</li> </ul>	Interface between components
Memory	- DDR2 SDRAM	To store video frames
Operating clock	134 MHz	For processing 1920x1080@59 video



Part	Task	Timing (max. limitation)	Area (max. limitation)
Data processing channel 1	Clipper	7.4 ns (134MHz)	0.5 K logic cells
	Color plane sequencer	7.4 ns (134MHz)	0.5K logic cells
	Color resampling	7.4 ns (134MHz)	2 K logic cells
	Color converting	7.4 ns (134MHz)	1 K logic cells
	Hybrid deinterlacing	7.4 ns (134MHz)	15 K logic cells
	Deblocking	7.4 ns (134MHz)	20 K logic cells
	Scaling	7.4 ns (134MHz)	5 K logic cells
	Edge enhancing	7.4 ns (134MHz)	10 K logic cells
	Frame buffer	7.4 ns (134MHz)	3 K logic cells
Data processing channel 2	Clipper	7.4 ns (134MHz)	0.5 K logic cells
	Color plane sequencer	7.4 ns (134MHz)	0.5K logic cells
	Color resampling	7.4 ns (134MHz)	2 K logic cells
	Color converting	7.4 ns (134MHz)	1 K logic cells
	Bob Deinterlacing	7.4 ns (134MHz)	2 K logic cells
	Scaling	7.4 ns (134MHz)	5 K logic cells
	Frame buffer	7.4 ns (134MHz)	3 K logic cells

Interface and control	Test pattern generator	7.4 ns (134MHz)	0.2 K logic cells
	Mixer	7.4 ns (134MHz)	2 K logic cells
	Clock video input	7.4 ns (134MHz)	1 K logic cells
	Clock video output	7.4 ns (134MHz)	1 K logic cells
	Memory control	6 ns (166MHz)	5 K logic cells
	Quad video card control	20 ns (50MHz)	0.2 K logic cells
	DVI video card control	20 ns (50MHz)	0.2 K logic cells
	JTAG_UART control	20 ns (50MHz)	2 K logic cells
CPU	NIOS II	20 ns (50MHz)	3K logic cells
	Data master arbitrator	20 ns (50MHz)	0.2 K logic cells
	Instruction master arbitrator	20 ns (50MHz)	0.2 K logic cells
All system	Instruction master arbitrator	20 ns (50MHz)	86 K logic cells

Global partitioning	Data processing part	Required performance
Data processing part	Color resampling	Strict real-time
	Color space converting	Strict real-time
	Clipper	Strict real-time
	Deblocking	Strict real-time
	Deinterlacing	Strict real-time
	Denoising	Strict real-time
	FRUC	Strict real-time
	Upscaling	Strict real-time
	Edge enhancing	Strict real-time
	Video mixer	Strict real-time
Application part	S-video card control	None strict real-time
	DVI card control	None strict real-time
	Video input control	None strict real-time
	Video output control	None strict real-time
	Video function control	None strict real-time
	Video channel control	None strict real-time
	Video resolution control	None strict real-time
	Frame buffer control	None strict real-time

Hardware partition	Software partition
<p>Data processing:</p> <ul style="list-style-type: none"> <li>-Color resampling</li> <li>-Color space converting</li> <li>-Clipper</li> <li>-Deblocking</li> <li>-Denoising</li> <li>-Deinterlacing</li> <li>-FRUC</li> <li>-Upscaling</li> <li>-Edge enhancing</li> <li>-Video mixer</li> </ul> <p>Video interface:</p> <ul style="list-style-type: none"> <li>-Clocked video input</li> <li>-Clock video output</li> <li>-IO interface</li> </ul>	<ul style="list-style-type: none"> <li>-S-video card control</li> <li>-DVI card control</li> <li>-Video input control</li> <li>-Video output control</li> <li>-Video function control</li> <li>-Video channel control</li> <li>-Video resolution control</li> <li>-Frame buffer control</li> </ul>





Group	Component name	Source
IO and memory controlling	Quad video I2C master	Bitec Ltd.
	DVI video I2C master	Bitec Ltd.
	Clocked video input controller	Altera library
	Clocked video output controller	Altera library
	DDR2 SDRAM controller	Altera library
Video processing	Clipper	Altera library
	Color plane sequencer	Altera library
	Chroma resampler	Altera library
	Color space converter	Altera library
	Frame buffer	Altera library
	Up-scaler	Altera library
	Video mixer	Altera library
	Deblocking filter	Designed in the project
	Hybrid deinterlacer	Designed in the project
	Denoiser	Designed in the project
	FRUC	Designed in the project
Edge enhancer	Designed in the project	

Use	Con...	Module Name	Description	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>cpu</b>	Nios II Processor	clk_50	0x01010800	0x01010fff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>onchip_mem</b>	On-Chip Memory (RAM or ROM)	clk_50	0x01008000	0x0100ffff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>quad_video_i2c_master</b>	opencores_i2c_master	clk_50	0x01011000	0x0101101f	0
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>clock_crossing_0</b>	Avalon-MM Clock Crossing Bridge	multiple	0x00000000	0x00001fff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_cti_1</b>	Clocked Video Input	altmemDDR...	0x00001600	0x0000167f	1
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_clip_1</b>	Clipper	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_cpr_1</b>	Color Plane Sequencer	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_crs_1</b>	Chroma Resampler	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_hybrid_deinterlacer</b>	hybrid_deinterlace_IP				
		avalon_streaming_sink	Avalon Streaming Sink	altmemDDR...			
		avalon_streaming_source	Avalon Streaming Source				
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_deblocker</b>	deblock_IP				
		avalon_streaming_sink	Avalon Streaming Sink	altmemDDR...			
		avalon_streaming_source	Avalon Streaming Source				
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_edge_enhancer</b>	edge_enhance_IP	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_csc_1</b>	CSC	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_scl_1</b>	Scaler	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_vfb_1</b>	Frame Buffer	multiple			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_cti_2</b>	Clocked Video Input	altmemDDR...	0x00001400	0x0000147f	2
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_clip_2</b>	Clipper	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_cpr_2</b>	Color Plane Sequencer	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_crs_2</b>	Chroma Resampler	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_dil_2</b>	Deinterlacer	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_csc_2</b>	CSC	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_scl_2</b>	Scaler	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_vfb_2</b>	Frame Buffer	multiple			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>pipeline_bridge_0</b>	Avalon-MM Pipeline Bridge	altmemDDR...	0x00000000	0x07ffffff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>altmemDDR_bot</b>	DDR2 SDRAM High Performance Contr...	clk_125	0x00000000	0x07ffffff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_tpg_0</b>	Test Pattern Generator	altmemDDR...			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_mix</b>	Alpha Blending Mixer	altmemDDR...	0x00001000	0x000013ff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_vfb_out_1080P</b>	Frame Buffer	multiple			
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>pipeline_bridge_2</b>	Avalon-MM Pipeline Bridge	altmemDDR...	0x00000000	0x07ffffff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>altmemDDR_top</b>	DDR2 SDRAM High Performance Contr...	clk_125	0x00000000	0x07ffffff	
<input checked="" type="checkbox"/>		<input type="checkbox"/> <b>my_alt_vip_itc</b>	Clocked Video Output	altmemDDR...	0x00000000	0x00000fff	5



Module	File name	Source
Driver of S-video card	HSMC_Quad_video.hpp	Bitec Ltd.
Driver of DVI card	HSMC_Dual_DVI.hpp	Bitec Ltd.
Driver of clocked video input	Clocked_video_input.hpp	Altera library
Driver of clocked video output	Clocked_video_output.hpp	Altera library
Driver of PIO control	Pio_control.hpp	Altera library
Driver of scaler	Scaler.hpp	Altera library
Driver of mixer	Mixer.hpp	Altera library
Driver of frame buffer	Buffer.hpp	Altera library
Driver of deblocker	Deblocker.hpp	Designed in the project
Driver of deinterlacer	Deinterlacer.hpp	Designed in the project
Driver of edge enhancer	Edge_enhance.hpp	Designed in the project
System defined parameter	System.h	Auto-generated by SOPC
User defined parameters	User.h	Designed in the project
Main program	Main.cpp	Designed in the project





1. Download VDP.zip file from [http://soc.chonnam.ac.kr/~tqvinh/VDP\\_lecture/Project/](http://soc.chonnam.ac.kr/~tqvinh/VDP_lecture/Project/)
2. Import IP cores into SOPC system
  1. Edge enhancing IP
  2. Deblocking IP
  3. Deinterlacing IP
  4. Denoise IP
3. Generate SOPC system, and compile the top block
4. Download .sof file to FPGA
5. Open Nios II IDE, and create new project
6. Add source files from IP folder
7. Compile and run the embedded software